URL
https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
4 |
liubenoff |
\hypertarget{class_display_driverw_decoder___top_1_1arch}{}\section{arch Architecture Reference}
|
| 2 |
|
|
\label{class_display_driverw_decoder___top_1_1arch}\index{arch@{arch}}
|
| 3 |
|
|
|
| 4 |
|
|
|
| 5 |
|
|
Architecture definition of the \hyperlink{class_display_driverw_decoder___top}{Display\+Driverw\+Decoder\+\_\+\+Top}.
|
| 6 |
|
|
|
| 7 |
|
|
|
| 8 |
5 |
liubenoff |
\subsection*{Signals}
|
| 9 |
|
|
\begin{DoxyCompactItemize}
|
| 10 |
|
|
\item
|
| 11 |
|
|
\mbox{\Hypertarget{class_display_driverw_decoder___top_1_1arch_acf2d561d4dedccc31b5064e5e5a8f0a2}\label{class_display_driverw_decoder___top_1_1arch_acf2d561d4dedccc31b5064e5e5a8f0a2}}
|
| 12 |
|
|
\hyperlink{class_display_driverw_decoder___top_1_1arch_acf2d561d4dedccc31b5064e5e5a8f0a2}{ascii\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}
|
| 13 |
|
|
\end{DoxyCompactItemize}
|
| 14 |
|
|
\subsection*{Attributes}
|
| 15 |
|
|
\begin{DoxyCompactItemize}
|
| 16 |
|
|
\item
|
| 17 |
|
|
\mbox{\Hypertarget{class_display_driverw_decoder___top_1_1arch_a3a82dfc32d13adc69614a857b96b70a2}\label{class_display_driverw_decoder___top_1_1arch_a3a82dfc32d13adc69614a857b96b70a2}}
|
| 18 |
|
|
\hyperlink{class_display_driverw_decoder___top_1_1arch_a3a82dfc32d13adc69614a857b96b70a2}{syn\+\_\+noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}
|
| 19 |
|
|
\item
|
| 20 |
|
|
\mbox{\Hypertarget{class_display_driverw_decoder___top_1_1arch_a8dd0a3dcc06aeed56def11c8c09f8e14}\label{class_display_driverw_decoder___top_1_1arch_a8dd0a3dcc06aeed56def11c8c09f8e14}}
|
| 21 |
|
|
\hyperlink{class_display_driverw_decoder___top_1_1arch_a8dd0a3dcc06aeed56def11c8c09f8e14}{syn\+\_\+noprune} {\bfseries \textcolor{vhdlchar}{ascii\+\_\+reg}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }}
|
| 22 |
|
|
\end{DoxyCompactItemize}
|
| 23 |
6 |
liubenoff |
\subsection*{Instantiations}
|
| 24 |
|
|
\begin{DoxyCompactItemize}
|
| 25 |
|
|
\item
|
| 26 |
|
|
\mbox{\Hypertarget{class_display_driverw_decoder___top_1_1arch_ae44427d7438fe8dcce1de4bbdee152b2}\label{class_display_driverw_decoder___top_1_1arch_ae44427d7438fe8dcce1de4bbdee152b2}}
|
| 27 |
|
|
\hyperlink{class_display_driverw_decoder___top_1_1arch_ae44427d7438fe8dcce1de4bbdee152b2}{ascii\+\_\+decoder\+\_\+module} {\bfseries A\+S\+C\+I\+I\+Decoder}
|
| 28 |
|
|
\end{DoxyCompactItemize}
|
| 29 |
4 |
liubenoff |
|
| 30 |
|
|
|
| 31 |
|
|
\subsection{Detailed Description}
|
| 32 |
|
|
Architecture definition of the \hyperlink{class_display_driverw_decoder___top}{Display\+Driverw\+Decoder\+\_\+\+Top}.
|
| 33 |
|
|
|
| 34 |
|
|
Detailed description of the \hyperlink{class_display_driverw_decoder___top}{Display\+Driverw\+Decoder\+\_\+\+Top} architecture.
|
| 35 |
|
|
|
| 36 |
|
|
The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
|
| 37 |
|
|
\item
|
| 38 |
|
|
C\+:/\+Projects/single-\/14-\/segment-\/display-\/driver-\/w-\/decoder/\+Project/\+Sources/\hyperlink{_display_driverw_decoder___top_8vhd}{Display\+Driverw\+Decoder\+\_\+\+Top.\+vhd}\end{DoxyCompactItemize}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.