OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Documentation/] [latex/] [classdecoder__table__dist__rom_1_1_structure.tex] - Blame information for rev 10

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 liubenoff
\hypertarget{classdecoder__table__dist__rom_1_1_structure}{}\section{Structure Architecture Reference}
2
\label{classdecoder__table__dist__rom_1_1_structure}\index{Structure@{Structure}}
3
\subsection*{Attributes}
4
 \begin{DoxyCompactItemize}
5
\item
6
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a57a004e3a19347548d0ad559095fb0b3}\label{classdecoder__table__dist__rom_1_1_structure_a57a004e3a19347548d0ad559095fb0b3}}
7
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a57a004e3a19347548d0ad559095fb0b3}{N\+G\+D\+\_\+\+D\+R\+C\+\_\+\+M\+A\+SK} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}
8
\item
9
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a1f5e5f0260a9da483a3b4d77df39714c}\label{classdecoder__table__dist__rom_1_1_structure_a1f5e5f0260a9da483a3b4d77df39714c}}
10
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a1f5e5f0260a9da483a3b4d77df39714c}{N\+G\+D\+\_\+\+D\+R\+C\+\_\+\+M\+A\+SK} {\bfseries \textcolor{vhdlchar}{Structure}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}
11
\end{DoxyCompactItemize}
12
\subsection*{Instantiations}
13
 \begin{DoxyCompactItemize}
14
\item
15
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_abf51e98064413f9583650091c3fa3858}\label{classdecoder__table__dist__rom_1_1_structure_abf51e98064413f9583650091c3fa3858}}
16
\hyperlink{classdecoder__table__dist__rom_1_1_structure_abf51e98064413f9583650091c3fa3858}{mem\+\_\+0\+\_\+13}  {\bfseries rom128x1a}
17
\item
18
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a8bf0b6eaa97110e75583d8c8b6dba42b}\label{classdecoder__table__dist__rom_1_1_structure_a8bf0b6eaa97110e75583d8c8b6dba42b}}
19
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a8bf0b6eaa97110e75583d8c8b6dba42b}{mem\+\_\+0\+\_\+12}  {\bfseries rom128x1a}
20
\item
21
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_ac5577d9cd719f87800980ecc34dbb355}\label{classdecoder__table__dist__rom_1_1_structure_ac5577d9cd719f87800980ecc34dbb355}}
22
\hyperlink{classdecoder__table__dist__rom_1_1_structure_ac5577d9cd719f87800980ecc34dbb355}{mem\+\_\+0\+\_\+11}  {\bfseries rom128x1a}
23
\item
24
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_ab2cdc841aa79f122e623cb2c4b90df72}\label{classdecoder__table__dist__rom_1_1_structure_ab2cdc841aa79f122e623cb2c4b90df72}}
25
\hyperlink{classdecoder__table__dist__rom_1_1_structure_ab2cdc841aa79f122e623cb2c4b90df72}{mem\+\_\+0\+\_\+10}  {\bfseries rom128x1a}
26
\item
27
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_ab88b1a41b7c3a4c5a4fb4fe060e2499a}\label{classdecoder__table__dist__rom_1_1_structure_ab88b1a41b7c3a4c5a4fb4fe060e2499a}}
28
\hyperlink{classdecoder__table__dist__rom_1_1_structure_ab88b1a41b7c3a4c5a4fb4fe060e2499a}{mem\+\_\+0\+\_\+9}  {\bfseries rom128x1a}
29
\item
30
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a0fad8e84f0082d09f34292aa458c0b86}\label{classdecoder__table__dist__rom_1_1_structure_a0fad8e84f0082d09f34292aa458c0b86}}
31
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a0fad8e84f0082d09f34292aa458c0b86}{mem\+\_\+0\+\_\+8}  {\bfseries rom128x1a}
32
\item
33
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a057c64589297d9342cd2a6c28dd0013f}\label{classdecoder__table__dist__rom_1_1_structure_a057c64589297d9342cd2a6c28dd0013f}}
34
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a057c64589297d9342cd2a6c28dd0013f}{mem\+\_\+0\+\_\+7}  {\bfseries rom128x1a}
35
\item
36
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_ac6f4d597523178b682ee1d5b95b6f3d9}\label{classdecoder__table__dist__rom_1_1_structure_ac6f4d597523178b682ee1d5b95b6f3d9}}
37
\hyperlink{classdecoder__table__dist__rom_1_1_structure_ac6f4d597523178b682ee1d5b95b6f3d9}{mem\+\_\+0\+\_\+6}  {\bfseries rom128x1a}
38
\item
39
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a289d62ff72e34a9fd5258354a24d43b1}\label{classdecoder__table__dist__rom_1_1_structure_a289d62ff72e34a9fd5258354a24d43b1}}
40
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a289d62ff72e34a9fd5258354a24d43b1}{mem\+\_\+0\+\_\+5}  {\bfseries rom128x1a}
41
\item
42
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a7821fae3d75d1c47859f61eabf0fc0fd}\label{classdecoder__table__dist__rom_1_1_structure_a7821fae3d75d1c47859f61eabf0fc0fd}}
43
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a7821fae3d75d1c47859f61eabf0fc0fd}{mem\+\_\+0\+\_\+4}  {\bfseries rom128x1a}
44
\item
45
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a2907c98c67556dfe1b0bfdfba3020601}\label{classdecoder__table__dist__rom_1_1_structure_a2907c98c67556dfe1b0bfdfba3020601}}
46
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a2907c98c67556dfe1b0bfdfba3020601}{mem\+\_\+0\+\_\+3}  {\bfseries rom128x1a}
47
\item
48
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_a49be558c448ee9e6c1d80cc724ed68ea}\label{classdecoder__table__dist__rom_1_1_structure_a49be558c448ee9e6c1d80cc724ed68ea}}
49
\hyperlink{classdecoder__table__dist__rom_1_1_structure_a49be558c448ee9e6c1d80cc724ed68ea}{mem\+\_\+0\+\_\+2}  {\bfseries rom128x1a}
50
\item
51
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_aa761554554ca4387f187e3822ef8ebca}\label{classdecoder__table__dist__rom_1_1_structure_aa761554554ca4387f187e3822ef8ebca}}
52
\hyperlink{classdecoder__table__dist__rom_1_1_structure_aa761554554ca4387f187e3822ef8ebca}{mem\+\_\+0\+\_\+1}  {\bfseries rom128x1a}
53
\item
54
\mbox{\Hypertarget{classdecoder__table__dist__rom_1_1_structure_ac4fd099829593be3c8130d18c001eb7e}\label{classdecoder__table__dist__rom_1_1_structure_ac4fd099829593be3c8130d18c001eb7e}}
55
\hyperlink{classdecoder__table__dist__rom_1_1_structure_ac4fd099829593be3c8130d18c001eb7e}{mem\+\_\+0\+\_\+0}  {\bfseries rom128x1a}
56
\end{DoxyCompactItemize}
57
 
58
 
59
The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
60
\item
61
C\+:/\+Projects/single-\/14-\/segment-\/display-\/driver-\/w-\/decoder/\+Project/\+Sources/\+Decoding\+\_\+\+Table/\+R\+O\+M\+\_\+\+A\+S\+C\+I\+I\+\_\+\+Decoder/decoder\+\_\+table\+\_\+dist\+\_\+rom\+\_\+impl/decoder\+\_\+table\+\_\+dist\+\_\+rom/decoder\+\_\+table\+\_\+dist\+\_\+rom.\+vhd\end{DoxyCompactItemize}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.