OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverWrapper_lse_lsetwr.html] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 liubenoff
<HTML>
2
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
3
<STYLE TYPE="text/css">
4
<!--
5
 body,pre{
    font-family:'Courier New', monospace;
    color: #000000;
    font-size:88%;
    background-color: #ffffff;
}
h1 {
    font-weight: bold;
    margin-top: 24px;
    margin-bottom: 10px;
    border-bottom: 3px solid #000;    font-size: 1em;
}
h2 {
    font-weight: bold;
    margin-top: 18px;
    margin-bottom: 5px;
    font-size: 0.90em;
}
h3 {
    font-weight: bold;
    margin-top: 12px;
    margin-bottom: 5px;
    font-size: 0.80em;
}
p {
    font-size:78%;
}
P.Table {
    margin-top: 4px;
    margin-bottom: 4px;
    margin-right: 4px;
    margin-left: 4px;
}
table
{
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    border-collapse: collapse;
}
th {
    font-weight:bold;
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    text-align:left;
    font-size:78%;
}
td {
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    font-size:78%;
}
a {
    color:#013C9A;
    text-decoration:none;
}

a:visited {
    color:#013C9A;
}

a:hover, a:active {
    text-decoration:underline;
    color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
    font-size: 90%;
    font-style: italic;
}
6
-->
7
</STYLE>
8
</HEAD>
9
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
10
--------------------------------------------------------------------------------
11
Lattice Synthesis Timing Report, Version
12
Sun Jan 08 00:20:00 2017
13
 
14
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
15
Copyright (c) 1995 AT&T Corp.   All rights reserved.
16
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
17
Copyright (c) 2001 Agere Systems   All rights reserved.
18
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
19
 
20
<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
21
------------------
22
Design:     DisplayDriverWrapper
23
Constraint file:
24
Report level:    verbose report, limited to 3 items per constraint
25
--------------------------------------------------------------------------------
26
 
27
 
28
<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
29
--------------
30
--------------------------------------------------------------------------------
31
Constraint                              |   Constraint|       Actual|Levels
32
--------------------------------------------------------------------------------
33
                                        |             |             |
34
--------------------------------------------------------------------------------
35
 
36
 
37
All constraints were met.
38
 
39
 
40
 
41
<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
42
---------------
43
 
44
Timing errors: 0  Score: 0
45
 
46
Constraints cover  0 paths, 0 nets, and 0 connections (0.0% coverage)
47
 
48
 
49
Peak memory: 104431616 bytes, TRCE: 49152 bytes, DLYMAN: 0 bytes
50
CPU_TIME_REPORT: 0 secs
51
 
52
 
53
 
54
<BR>
55
<BR>
56
<BR>
57
<BR>
58
<BR>
59
<BR>
60
<BR>
61
<BR>
62
<BR>
63
<BR>
64
<BR>
65
<BR>
66
<BR>
67
 
68
<BR>
69
<BR>
70
<BR>
71
 
72
<BR>
73
<BR>
74
<BR>
75
<BR>
76
<BR>
77
<BR>
78
<BR>
79
<BR>
80
<BR>
81
<BR>
82
<BR>
83
<BR>
84
<BR>
85
<BR>
86
<BR>
87
<BR>
88
<BR>
89
 
90
<BR>
91
<BR>
92
<BR>
93
<BR>
94
<BR>
95
<BR>
96
<BR>
97
 
98
<BR>
99
<BR>
100
<BR>
101
<BR>
102
<BR>
103
 
104
</PRE></FONT>
105
</BODY>
106
</HTML>
107
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.