| 1 |
5 |
liubenoff |
// Verilog netlist produced by program LSE : version Diamond (64-bit) 3.8.0.115.3
|
| 2 |
|
|
// Netlist written on Sun Jan 08 00:20:00 2017
|
| 3 |
|
|
//
|
| 4 |
|
|
// Verilog Description of module DisplayDriverWrapper
|
| 5 |
|
|
//
|
| 6 |
|
|
|
| 7 |
|
|
module DisplayDriverWrapper (clk, reset, button, disp_data, disp_sel); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(15[8:28])
|
| 8 |
|
|
input clk; // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(17[9:12])
|
| 9 |
|
|
input reset; // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(18[9:14])
|
| 10 |
|
|
input button; // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(20[9:15])
|
| 11 |
|
|
output [13:0]disp_data; // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 12 |
|
|
output disp_sel; // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(29[9:17])
|
| 13 |
|
|
|
| 14 |
|
|
|
| 15 |
|
|
wire GND_net, VCC_net;
|
| 16 |
|
|
|
| 17 |
|
|
VHI i12 (.Z(VCC_net));
|
| 18 |
|
|
OB disp_data_pad_11 (.I(GND_net), .O(disp_data[11])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 19 |
|
|
OB disp_data_pad_13 (.I(GND_net), .O(disp_data[13])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 20 |
|
|
OB disp_data_pad_12 (.I(GND_net), .O(disp_data[12])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 21 |
|
|
OB disp_data_pad_10 (.I(GND_net), .O(disp_data[10])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 22 |
|
|
OB disp_data_pad_9 (.I(GND_net), .O(disp_data[9])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 23 |
|
|
OB disp_data_pad_8 (.I(GND_net), .O(disp_data[8])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 24 |
|
|
OB disp_data_pad_7 (.I(GND_net), .O(disp_data[7])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 25 |
|
|
OB disp_data_pad_6 (.I(GND_net), .O(disp_data[6])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 26 |
|
|
OB disp_data_pad_5 (.I(GND_net), .O(disp_data[5])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 27 |
|
|
OB disp_data_pad_4 (.I(GND_net), .O(disp_data[4])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 28 |
|
|
OB disp_data_pad_3 (.I(GND_net), .O(disp_data[3])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 29 |
|
|
OB disp_data_pad_2 (.I(GND_net), .O(disp_data[2])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 30 |
|
|
OB disp_data_pad_1 (.I(GND_net), .O(disp_data[1])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 31 |
|
|
OB disp_data_pad_0 (.I(GND_net), .O(disp_data[0])); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(24[9:18])
|
| 32 |
|
|
OB disp_sel_pad (.I(GND_net), .O(disp_sel)); // c:/projects/single-14-segment-display-driver-w-decoder/project/sources/displaydriverwrapper.vhd(29[9:17])
|
| 33 |
|
|
GSR GSR_INST (.GSR(VCC_net));
|
| 34 |
|
|
VLO i1 (.Z(GND_net));
|
| 35 |
|
|
PUR PUR_INST (.PUR(VCC_net));
|
| 36 |
|
|
defparam PUR_INST.RST_PULSE = 1;
|
| 37 |
|
|
|
| 38 |
|
|
endmodule
|
| 39 |
|
|
//
|
| 40 |
|
|
// Verilog Description of module PUR
|
| 41 |
|
|
// module not written out since it is a black-box.
|
| 42 |
|
|
//
|
| 43 |
|
|
|
