OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1.dir/] [5_1_par.asd] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 liubenoff
[ActiveSupport PAR]
2 6 liubenoff
; Global primary clocks
3
GLOBAL_PRIMARY_USED = 1;
4
; Global primary clock #0
5
GLOBAL_PRIMARY_0_SIGNALNAME = clk_c;
6
GLOBAL_PRIMARY_0_DRIVERTYPE = PIO;
7
GLOBAL_PRIMARY_0_LOADNUM = 9;
8 5 liubenoff
; # of global secondary clocks
9
GLOBAL_SECONDARY_USED = 0;
10
; I/O Bank 0 Usage
11
BANK_0_USED = 0;
12
BANK_0_AVAIL = 27;
13
BANK_0_VCCIO = NA;
14
BANK_0_VREF1 = NA;
15
BANK_0_VREF2 = NA;
16
; I/O Bank 1 Usage
17
BANK_1_USED = 0;
18
BANK_1_AVAIL = 33;
19
BANK_1_VCCIO = NA;
20
BANK_1_VREF1 = NA;
21
BANK_1_VREF2 = NA;
22
; I/O Bank 2 Usage
23 6 liubenoff
BANK_2_USED = 1;
24 5 liubenoff
BANK_2_AVAIL = 32;
25 6 liubenoff
BANK_2_VCCIO = 2.5V;
26 5 liubenoff
BANK_2_VREF1 = NA;
27
BANK_2_VREF2 = NA;
28
; I/O Bank 3 Usage
29
BANK_3_USED = 14;
30
BANK_3_AVAIL = 33;
31
BANK_3_VCCIO = 2.5V;
32
BANK_3_VREF1 = NA;
33
BANK_3_VREF2 = NA;
34
; I/O Bank 6 Usage
35 9 liubenoff
BANK_6_USED = 2;
36 5 liubenoff
BANK_6_AVAIL = 33;
37 9 liubenoff
BANK_6_VCCIO = 1.2V;
38 5 liubenoff
BANK_6_VREF1 = NA;
39
BANK_6_VREF2 = NA;
40
; I/O Bank 7 Usage
41
BANK_7_USED = 0;
42
BANK_7_AVAIL = 32;
43
BANK_7_VCCIO = NA;
44
BANK_7_VREF1 = NA;
45
BANK_7_VREF2 = NA;
46
; I/O Bank 8 Usage
47 6 liubenoff
BANK_8_USED = 2;
48 5 liubenoff
BANK_8_AVAIL = 13;
49
BANK_8_VCCIO = 2.5V;
50
BANK_8_VREF1 = NA;
51
BANK_8_VREF2 = NA;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.