URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1.mrp] - Blame information for rev 9

Details | Compare with Previous | View Log


 
    Lattice Mapping Report File for Design Module 'display_driver_wrapper'
 
 
Design Information
------------------
 
Command line:   map -a ECP5UM5G -p LFE5UM5G-45F -t CABGA381 -s 8 -oc Commercial
     DisplayDriverwDecoder_impl1.ngd -o DisplayDriverwDecoder_impl1_map.ncd -pr
     DisplayDriverwDecoder_impl1.prf -mp DisplayDriverwDecoder_impl1.mrp -lpf C:
     /Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_B
     uild/impl1/DisplayDriverwDecoder_impl1_synplify.lpf -lpf C:/Projects/single
     -14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/DisplayDriv
     erwDecoder.lpf -gui -msgset C:/Projects/single-14-segment-display-driver-w-
     decoder/Project/Lattice_FPGA_Build/promote.xml
Target Vendor:  LATTICE
Target Device:  LFE5UM5G-45FCABGA381
Target Performance:   8
Mapper:  sa5p00g,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  01/18/17  01:08:21
 
Design Summary
--------------
 
   Number of registers:     13 out of 44457 (0%)
      PFU registers:           12 out of 43848 (0%)
      PIO registers:            1 out of   609 (0%)
   Number of SLICEs:        65 out of 21924 (0%)
      SLICEs as Logic/ROM:     65 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:          5 out of 21924 (0%)
   Number of LUT4s:        127 out of 43848 (0%)
      Number used as logic LUTs:        117
      Number used as distributed RAM:     0
      Number used as ripple logic:       10
      Number used as shift registers:     0
   Number of PIO sites used: 19 out of 203 (9%)
      Number of PIO sites used for single ended IOs: 17
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
     comps in NCD)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  0 out of 2 (0%)
   Number of DCU Channels:  0 out of 4 (0%)
   Number of EXTREFs:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
 
                                    Page 1
 
 
 
 
Design:  display_driver_wrapper                        Date:  01/18/17  01:08:22
 
Design Summary (cont)
---------------------
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
 
        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 9 loads, 9 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net bttn_state_fifo_0io_RNIB9K02[0]: 5 loads, 5 LSLICEs
   Number of local set/reset loads for net n_rst_c merged into GSR:  8
   Number of LSRs:  1
     Net n_rst_c: 3 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net symbol_scan_cntr[1]: 107 loads
     Net symbol_scan_cntr[2]: 107 loads
     Net symbol_scan_cntr[3]: 107 loads
     Net symbol_scan_cntr[5]: 86 loads
     Net symbol_scan_cntr[6]: 57 loads
     Net symbol_scan_cntr[4]: 29 loads
     Net symbol_scan_cntr[0]: 15 loads
     Net n_rst_c: 6 loads
     Net bttn_state_fifo_0io_RNIB9K02[0]: 5 loads
     Net bttn_state_fifo[0]: 3 loads
 
 
 
 
   Number of warnings:  4
   Number of errors:    0
 
 
Design Errors/Warnings
----------------------
 
WARNING - map: C:/Projects/single-14-segment-display-driver-w-decoder/Project/La
     ttice_FPGA_Build/DisplayDriverwDecoder.lpf(29): Semantic error in "USERCODE
     ASCII "G.L." ; ": Invalid Ascii char <.>.Invalid Ascii char <.>.. This
     preference has been disabled.
WARNING - map: Preference parsing results:  1 semantic error detected.
WARNING - map: Using local reset signal 'n_rst_c' to infer global GSR net.
WARNING - map: There are semantic errors in the preference file C:/Projects/sing
     le-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/DisplayDr
     iverwDecoder.lpf.
 
 
 
                                    Page 2
 
 
 
 
Design:  display_driver_wrapper                        Date:  01/18/17  01:08:22
 
IO (PIO) Attributes
-------------------
 
+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| disp_data_q[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVDS      |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[14]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[13]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[12]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[11]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[10]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[9]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[8]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data_q[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| button              | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| n_rst               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
 
Removed logic
-------------
 
Block GND undriven or does not drive anything - clipped.
Signal n_rst_c_i was merged into signal n_rst_c
Signal VCC undriven or does not drive anything - clipped.
Signal symbol_scan_cntr_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal symbol_scan_cntr_s_0_S1[7] undriven or does not drive anything - clipped.
 
Signal symbol_scan_cntr_s_0_COUT[7] undriven or does not drive anything -
     clipped.
Block n_rst_pad_RNIQVTF was optimized away.
 
                                    Page 3
 
 
 
 
Design:  display_driver_wrapper                        Date:  01/18/17  01:08:22
 
Removed logic (cont)
--------------------
Block VCC was optimized away.
 
Memory Usage
------------
 
 
 
 
GSR Usage
---------
 
GSR Component:
   The local reset signal 'n_rst_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'n_rst_c'.
 
 
     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
 
 
     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------
 
     These components have the GSR property set to DISABLED and are on the
     inferred reset domain. The components will respond to the reset signal
     'n_rst_c' via the local reset on the component and not the GSR component.
 
     Type and number of components of the type:
   Register = 4
 
     Type and instance name of component:
   Register : bttn_state_fifo[3]
   Register : bttn_state_fifo_0io[0]
   Register : bttn_state_fifo[1]
   Register : bttn_state_fifo[2]
 
Run Time and Memory Usage
-------------------------
 
   Total CPU Time: 1 secs
   Total REAL Time: 3 secs
   Peak Memory Usage: 152 MB
 
 
 
 
 
 
 
 
 
 
 
 
 
                                    Page 4
 
 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.

Line No.	Rev	Author	Line
1	5	liubenoff
2	9	liubenoff	`Lattice Mapping Report File for Design Module 'display_driver_wrapper'`
3	5	liubenoff
4
5			`Design Information`
6			`------------------`
7
8			`Command line: map -a ECP5UM5G -p LFE5UM5G-45F -t CABGA381 -s 8 -oc Commercial`
9			`DisplayDriverwDecoder_impl1.ngd -o DisplayDriverwDecoder_impl1_map.ncd -pr`
10			`DisplayDriverwDecoder_impl1.prf -mp DisplayDriverwDecoder_impl1.mrp -lpf C:`
11			`/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_B`
12			`uild/impl1/DisplayDriverwDecoder_impl1_synplify.lpf -lpf C:/Projects/single`
13			`-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/DisplayDriv`
14			`erwDecoder.lpf -gui -msgset C:/Projects/single-14-segment-display-driver-w-`
15			`decoder/Project/Lattice_FPGA_Build/promote.xml`
16			`Target Vendor: LATTICE`
17			`Target Device: LFE5UM5G-45FCABGA381`
18			`Target Performance: 8`
19			`Mapper: sa5p00g, version: Diamond (64-bit) 3.8.0.115.3`
20	9	liubenoff	`Mapped on: 01/18/17 01:08:21`
21	5	liubenoff
22			`Design Summary`
23			`--------------`
24
25	6	liubenoff	`Number of registers: 13 out of 44457 (0%)`
26			`PFU registers: 12 out of 43848 (0%)`
27			`PIO registers: 1 out of 609 (0%)`
28			`Number of SLICEs: 65 out of 21924 (0%)`
29			`SLICEs as Logic/ROM: 65 out of 21924 (0%)`
30	5	liubenoff	`SLICEs as RAM: 0 out of 16443 (0%)`
31	6	liubenoff	`SLICEs as Carry: 5 out of 21924 (0%)`
32			`Number of LUT4s: 127 out of 43848 (0%)`
33			`Number used as logic LUTs: 117`
34	5	liubenoff	`Number used as distributed RAM: 0`
35	6	liubenoff	`Number used as ripple logic: 10`
36	5	liubenoff	`Number used as shift registers: 0`
37	9	liubenoff	`Number of PIO sites used: 19 out of 203 (9%)`
38			`Number of PIO sites used for single ended IOs: 17`
39	6	liubenoff	`Number of PIO sites used for differential IOs: 2 (represented by 1 PIO`
40			`comps in NCD)`
41	5	liubenoff	`Number of block RAMs: 0 out of 108 (0%)`
42	6	liubenoff	`Number of GSRs: 1 out of 1 (100%)`
43	5	liubenoff	`JTAG used : No`
44			`Readback used : No`
45			`Oscillator used : No`
46			`Startup used : No`
47			`DTR used : No`
48			`Number of Dynamic Bank Controller (BCINRD): 0 out of 4 (0%)`
49			`Number of Dynamic Bank Controller (BCLVDSOB): 0 out of 4 (0%)`
50			`Number of DCC: 0 out of 60 (0%)`
51			`Number of DCS: 0 out of 2 (0%)`
52			`Number of PLLs: 0 out of 4 (0%)`
53			`Number of DDRDLLs: 0 out of 4 (0%)`
54			`Number of CLKDIV: 0 out of 4 (0%)`
55			`Number of ECLKSYNC: 0 out of 10 (0%)`
56			`Number of ECLKBRIDGECS: 0 out of 2 (0%)`
57			`Number of DCUs: 0 out of 2 (0%)`
58			`Number of DCU Channels: 0 out of 4 (0%)`
59			`Number of EXTREFs: 0 out of 2 (0%)`
60			`Notes:-`
61			`1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of`
62			`distributed RAMs) + 2*(Number of ripple logic)`
63
64			`Page 1`
65
66
67
68
69	9	liubenoff	`Design: display_driver_wrapper Date: 01/18/17 01:08:22`
70	5	liubenoff
71			`Design Summary (cont)`
72			`---------------------`
73	6	liubenoff	`2. Number of logic LUT4s does not include count of distributed RAM and`
74			`ripple logic.`
75
76	5	liubenoff	`Number Of Mapped DSP Components:`
77			`--------------------------------`
78			`MULT18X18D 0`
79			`MULT9X9D 0`
80			`ALU54B 0`
81			`ALU24B 0`
82			`PRADD18A 0`
83			`PRADD9A 0`
84			`--------------------------------`
85			`Number of Used DSP MULT Sites: 0 out of 144 (0 %)`
86			`Number of Used DSP ALU Sites: 0 out of 72 (0 %)`
87			`Number of Used DSP PRADD Sites: 0 out of 144 (0 %)`
88	6	liubenoff	`Number of clocks: 1`
89			`Net clk_c: 9 loads, 9 rising, 0 falling (Driver: PIO clk )`
90			`Number of Clock Enables: 1`
91			`Net bttn_state_fifo_0io_RNIB9K02[0]: 5 loads, 5 LSLICEs`
92			`Number of local set/reset loads for net n_rst_c merged into GSR: 8`
93			`Number of LSRs: 1`
94			`Net n_rst_c: 3 loads, 2 LSLICEs`
95	5	liubenoff	`Number of nets driven by tri-state buffers: 0`
96			`Top 10 highest fanout non-clock nets:`
97	6	liubenoff	`Net symbol_scan_cntr[1]: 107 loads`
98			`Net symbol_scan_cntr[2]: 107 loads`
99			`Net symbol_scan_cntr[3]: 107 loads`
100			`Net symbol_scan_cntr[5]: 86 loads`
101			`Net symbol_scan_cntr[6]: 57 loads`
102			`Net symbol_scan_cntr[4]: 29 loads`
103			`Net symbol_scan_cntr[0]: 15 loads`
104			`Net n_rst_c: 6 loads`
105			`Net bttn_state_fifo_0io_RNIB9K02[0]: 5 loads`
106			`Net bttn_state_fifo[0]: 3 loads`
107	5	liubenoff
108
109
110
111	6	liubenoff	`Number of warnings: 4`
112	5	liubenoff	`Number of errors: 0`
113
114
115			`Design Errors/Warnings`
116			`----------------------`
117
118	6	liubenoff	`WARNING - map: C:/Projects/single-14-segment-display-driver-w-decoder/Project/La`
119	9	liubenoff	`ttice_FPGA_Build/DisplayDriverwDecoder.lpf(29): Semantic error in "USERCODE`
120	6	liubenoff	`ASCII "G.L." ; ": Invalid Ascii char <.>.Invalid Ascii char <.>.. This`
121			`preference has been disabled.`
122			`WARNING - map: Preference parsing results: 1 semantic error detected.`
123			`WARNING - map: Using local reset signal 'n_rst_c' to infer global GSR net.`
124			`WARNING - map: There are semantic errors in the preference file C:/Projects/sing`
125			`le-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/DisplayDr`
126			`iverwDecoder.lpf.`
127	5	liubenoff
128	6	liubenoff
129
130			`Page 2`
131
132
133
134
135	9	liubenoff	`Design: display_driver_wrapper Date: 01/18/17 01:08:22`
136	6	liubenoff
137	5	liubenoff	`IO (PIO) Attributes`
138			`-------------------`
139
140			`+---------------------+-----------+-----------+------------+`
141			`\| IO Name \| Direction \| Levelmode \| IO \|`
142			`\| \| \| IO_TYPE \| Register \|`
143			`+---------------------+-----------+-----------+------------+`
144	9	liubenoff	`\| disp_data_q[0] \| OUTPUT \| LVCMOS25 \| \|`
145	5	liubenoff	`+---------------------+-----------+-----------+------------+`
146	6	liubenoff	`\| clk \| INPUT \| LVDS \| \|`
147			`+---------------------+-----------+-----------+------------+`
148	9	liubenoff	`\| disp_data_q[14] \| OUTPUT \| LVCMOS25 \| \|`
149	5	liubenoff	`+---------------------+-----------+-----------+------------+`
150	9	liubenoff	`\| disp_data_q[13] \| OUTPUT \| LVCMOS25 \| \|`
151	5	liubenoff	`+---------------------+-----------+-----------+------------+`
152	9	liubenoff	`\| disp_data_q[12] \| OUTPUT \| LVCMOS25 \| \|`
153	5	liubenoff	`+---------------------+-----------+-----------+------------+`
154	9	liubenoff	`\| disp_data_q[11] \| OUTPUT \| LVCMOS25 \| \|`
155	5	liubenoff	`+---------------------+-----------+-----------+------------+`
156	9	liubenoff	`\| disp_data_q[10] \| OUTPUT \| LVCMOS25 \| \|`
157	5	liubenoff	`+---------------------+-----------+-----------+------------+`
158	9	liubenoff	`\| disp_data_q[9] \| OUTPUT \| LVCMOS25 \| \|`
159	5	liubenoff	`+---------------------+-----------+-----------+------------+`
160	9	liubenoff	`\| disp_data_q[8] \| OUTPUT \| LVCMOS25 \| \|`
161	5	liubenoff	`+---------------------+-----------+-----------+------------+`
162	9	liubenoff	`\| disp_data_q[7] \| OUTPUT \| LVCMOS25 \| \|`
163	5	liubenoff	`+---------------------+-----------+-----------+------------+`
164	9	liubenoff	`\| disp_data_q[6] \| OUTPUT \| LVCMOS25 \| \|`
165	5	liubenoff	`+---------------------+-----------+-----------+------------+`
166	9	liubenoff	`\| disp_data_q[5] \| OUTPUT \| LVCMOS25 \| \|`
167	5	liubenoff	`+---------------------+-----------+-----------+------------+`
168	9	liubenoff	`\| disp_data_q[4] \| OUTPUT \| LVCMOS25 \| \|`
169	5	liubenoff	`+---------------------+-----------+-----------+------------+`
170	9	liubenoff	`\| disp_data_q[3] \| OUTPUT \| LVCMOS25 \| \|`
171	5	liubenoff	`+---------------------+-----------+-----------+------------+`
172	9	liubenoff	`\| disp_data_q[2] \| OUTPUT \| LVCMOS25 \| \|`
173	5	liubenoff	`+---------------------+-----------+-----------+------------+`
174	9	liubenoff	`\| disp_data_q[1] \| OUTPUT \| LVCMOS25 \| \|`
175	5	liubenoff	`+---------------------+-----------+-----------+------------+`
176	6	liubenoff	`\| button \| INPUT \| LVCMOS25 \| IN \|`
177			`+---------------------+-----------+-----------+------------+`
178			`\| n_rst \| INPUT \| LVCMOS25 \| \|`
179			`+---------------------+-----------+-----------+------------+`
180	5	liubenoff
181			`Removed logic`
182			`-------------`
183
184	9	liubenoff	`Block GND undriven or does not drive anything - clipped.`
185	6	liubenoff	`Signal n_rst_c_i was merged into signal n_rst_c`
186	5	liubenoff	`Signal VCC undriven or does not drive anything - clipped.`
187	6	liubenoff	`Signal symbol_scan_cntr_cry_0_S0[0] undriven or does not drive anything -`
188			`clipped.`
189			`Signal N_1 undriven or does not drive anything - clipped.`
190			`Signal symbol_scan_cntr_s_0_S1[7] undriven or does not drive anything - clipped.`
191
192			`Signal symbol_scan_cntr_s_0_COUT[7] undriven or does not drive anything -`
193	9	liubenoff	`clipped.`
194			`Block n_rst_pad_RNIQVTF was optimized away.`
195	6	liubenoff
196			`Page 3`
197
198
199
200
201	9	liubenoff	`Design: display_driver_wrapper Date: 01/18/17 01:08:22`
202	6	liubenoff
203			`Removed logic (cont)`
204			`--------------------`
205	5	liubenoff	`Block VCC was optimized away.`
206
207			`Memory Usage`
208			`------------`
209
210
211
212
213	6	liubenoff	`GSR Usage`
214			`---------`
215	5	liubenoff
216	6	liubenoff	`GSR Component:`
217			`The local reset signal 'n_rst_c' of the design has been inferred as Global`
218			`Set Reset (GSR). The reset signal used for GSR control is 'n_rst_c'.`
219
220	5	liubenoff
221	6	liubenoff	`GSR Property:`
222			`The design components with GSR property set to ENABLED will respond to global`
223			`set reset while the components with GSR property set to DISABLED will`
224			`not.`
225
226	5	liubenoff
227	6	liubenoff	`Components on inferred reset domain with GSR Property disabled`
228			`--------------------------------------------------------------`
229	5	liubenoff
230	6	liubenoff	`These components have the GSR property set to DISABLED and are on the`
231			`inferred reset domain. The components will respond to the reset signal`
232			`'n_rst_c' via the local reset on the component and not the GSR component.`
233	5	liubenoff
234	6	liubenoff	`Type and number of components of the type:`
235			`Register = 4`
236	5	liubenoff
237	6	liubenoff	`Type and instance name of component:`
238			`Register : bttn_state_fifo[3]`
239			`Register : bttn_state_fifo_0io[0]`
240			`Register : bttn_state_fifo[1]`
241			`Register : bttn_state_fifo[2]`
242	5	liubenoff
243			`Run Time and Memory Usage`
244			`-------------------------`
245
246	6	liubenoff	`Total CPU Time: 1 secs`
247	9	liubenoff	`Total REAL Time: 3 secs`
248	6	liubenoff	`Peak Memory Usage: 152 MB`
249	5	liubenoff
250
251
252
253
254
255
256
257
258
259	9	liubenoff
260
261
262	5	liubenoff	`Page 4`
263
264
265			`Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.`
266			`Copyright (c) 1995 AT&T Corp. All rights reserved.`
267			`Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.`
268			`Copyright (c) 2001 Agere Systems All rights reserved.`
269			`Copyright (c) 2002-2016 Lattice Semiconductor Corporation, All rights`
270			`reserved.`

Browse

Tools

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1.mrp] - Blame information for rev 9