OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1_tw1.html] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 liubenoff
<HTML>
2
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
3
<STYLE TYPE="text/css">
4
<!--
5
 body,pre{
    font-family:'Courier New', monospace;
    color: #000000;
    font-size:88%;
    background-color: #ffffff;
}
h1 {
    font-weight: bold;
    margin-top: 24px;
    margin-bottom: 10px;
    border-bottom: 3px solid #000;    font-size: 1em;
}
h2 {
    font-weight: bold;
    margin-top: 18px;
    margin-bottom: 5px;
    font-size: 0.90em;
}
h3 {
    font-weight: bold;
    margin-top: 12px;
    margin-bottom: 5px;
    font-size: 0.80em;
}
p {
    font-size:78%;
}
P.Table {
    margin-top: 4px;
    margin-bottom: 4px;
    margin-right: 4px;
    margin-left: 4px;
}
table
{
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    border-collapse: collapse;
}
th {
    font-weight:bold;
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    text-align:left;
    font-size:78%;
}
td {
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    font-size:78%;
}
a {
    color:#013C9A;
    text-decoration:none;
}

a:visited {
    color:#013C9A;
}

a:hover, a:active {
    text-decoration:underline;
    color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
    font-size: 90%;
    font-style: italic;
}
6
-->
7
</STYLE>
8
</HEAD>
9
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>
10
 
11
Loading design for application trce from file displaydriverwdecoder_impl1_map.ncd.
12
Design name: DisplayDriverWrapper
13
NCD version: 3.3
14
Vendor:      LATTICE
15
Device:      LFE5UM5G-45F
16
Package:     CABGA381
17
Performance: 8
18
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
19
Package Status:                     Final          Version 1.36.
20
Performance Hardware Data Status:   Final          Version 50.1.
21
Setup and Hold Report
22
 
23
--------------------------------------------------------------------------------
24
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
25
Fri Jan 13 00:54:52 2017
26
 
27
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
28
Copyright (c) 1995 AT&T Corp.   All rights reserved.
29
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
30
Copyright (c) 2001 Agere Systems   All rights reserved.
31
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
32
 
33
<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
34
------------------
35
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o DisplayDriverwDecoder_impl1.tw1 -gui -msgset C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/promote.xml DisplayDriverwDecoder_impl1_map.ncd DisplayDriverwDecoder_impl1.prf
36
Design file:     displaydriverwdecoder_impl1_map.ncd
37
Preference file: displaydriverwdecoder_impl1.prf
38
Device,speed:    LFE5UM5G-45F,8
39
Report level:    verbose report, limited to 1 item per preference
40
--------------------------------------------------------------------------------
41
 
42
<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>
43
 
44
<LI><A href='#map_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            0 items scored, 0 timing errors detected.
45
 
46
<LI><A href='#map_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            0 items scored, 0 timing errors detected.
47
 
48
BLOCK ASYNCPATHS
49
BLOCK RESETPATHS
50
--------------------------------------------------------------------------------
51
 
52
 
53
 
54
================================================================================
55
<A name="map_twr_pref_0_0"></A>Preference: Default path enumeration
56
            0 items scored, 0 timing errors detected.
57
--------------------------------------------------------------------------------
58
 
59
 
60
================================================================================
61
<A name="map_twr_pref_0_1"></A>Preference: Default net enumeration
62
            0 items scored, 0 timing errors detected.
63
--------------------------------------------------------------------------------
64
 
65
<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
66
--------------
67
 
68
Preference                              |   Constraint|       Actual|Levels
69
----------------------------------------------------------------------------
70
                                        |             |             |
71
 
72
                                        |             |             |
73
Default net enumeration                 |            -|            -|   0
74
                                        |             |             |
75
----------------------------------------------------------------------------
76
 
77
 
78
All preferences were met.
79
 
80
 
81
<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
82
------------------------
83
 
84
Found 0 clocks:
85
 
86
 
87
<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
88
---------------
89
 
90
Timing errors: 0  Score: 0
91
Cumulative negative slack: 0
92
 
93
Constraints cover 0 paths, 0 nets, and 0 connections (100.00% coverage)
94
 
95
--------------------------------------------------------------------------------
96
 
97
 
98
 
99
 
100
<BR>
101
<BR>
102
<BR>
103
<BR>
104
<BR>
105
<BR>
106
 
107
<BR>
108
<BR>
109
<BR>
110
 
111
<BR>
112
<BR>
113
<BR>
114
<BR>
115
<BR>
116
 
117
<BR>
118
<BR>
119
<BR>
120
<BR>
121
<BR>
122
<BR>
123
<BR>
124
<BR>
125
 
126
<BR>
127
 
128
<BR>
129
 
130
<BR>
131
 
132
<BR>
133
<BR>
134
<BR>
135
 
136
 
137
 
138
<BR>
139
<BR>
140
 
141
<BR>
142
 
143
 
144
<BR>
145
<BR>
146
 
147
<BR>
148
 
149
<BR>
150
</PRE></FONT>
151
</BODY>
152
</HTML>
153
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.