| 1 |
5 |
liubenoff |
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul 4 2016
|
| 2 |
|
|
#install: C:\lscc\diamond\3.8_x64\synpbase
|
| 3 |
|
|
#OS: Windows 8 6.2
|
| 4 |
|
|
#Hostname: DESKTOP-1AUKF7V
|
| 5 |
|
|
|
| 6 |
|
|
# Sun Jan 08 00:25:45 2017
|
| 7 |
|
|
|
| 8 |
|
|
#Implementation: impl1
|
| 9 |
|
|
|
| 10 |
|
|
Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul 5 2016
|
| 11 |
|
|
@N|Running in 64-bit mode
|
| 12 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 13 |
|
|
|
| 14 |
|
|
Synopsys VHDL Compiler, version comp2016q2rc, Build 192R, built Jul 5 2016
|
| 15 |
|
|
@N|Running in 64-bit mode
|
| 16 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 17 |
|
|
|
| 18 |
|
|
@N: CD720 :"C:\lscc\diamond\3.8_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
|
| 19 |
|
|
@N:"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Top entity is set to DisplayDriverWrapper.
|
| 20 |
|
|
VHDL syntax check successful!
|
| 21 |
|
|
@N: CD630 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Synthesizing work.displaydriverwrapper.arch.
|
| 22 |
|
|
@W: CD638 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":36:11:36:15|Signal empty is undriven. Either assign the signal a value or remove the signal declaration.
|
| 23 |
|
|
@N: CD630 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":16:7:16:31|Synthesizing work.displaydriverwdecoder_top.arch.
|
| 24 |
|
|
Post processing for work.displaydriverwdecoder_top.arch
|
| 25 |
|
|
@W: CL240 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":38:8:38:16|disp_data is not assigned a value (floating) -- simulation mismatch possible.
|
| 26 |
|
|
@W: CL169 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":73:4:73:5|Pruning unused register ascii_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.
|
| 27 |
|
|
Post processing for work.displaydriverwrapper.arch
|
| 28 |
|
|
@N: CL159 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":18:8:18:10|Input clk is unused.
|
| 29 |
|
|
@N: CL159 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":19:8:19:12|Input reset is unused.
|
| 30 |
|
|
@N: CL159 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":28:8:28:15|Input ascii_in is unused.
|
| 31 |
|
|
@N: CL159 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":29:8:29:12|Input wr_en is unused.
|
| 32 |
|
|
@N: CL159 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":20:8:20:13|Input button is unused.
|
| 33 |
|
|
|
| 34 |
|
|
At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)
|
| 35 |
|
|
|
| 36 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 37 |
|
|
|
| 38 |
|
|
Process completed successfully.
|
| 39 |
|
|
# Sun Jan 08 00:25:46 2017
|
| 40 |
|
|
|
| 41 |
|
|
###########################################################]
|
| 42 |
|
|
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul 5 2016
|
| 43 |
|
|
@N|Running in 64-bit mode
|
| 44 |
|
|
@N: NF107 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Selected library: work cell: DisplayDriverWrapper view arch as top level
|
| 45 |
|
|
@N: NF107 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Selected library: work cell: DisplayDriverWrapper view arch as top level
|
| 46 |
|
|
|
| 47 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
| 48 |
|
|
|
| 49 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 50 |
|
|
|
| 51 |
|
|
Process completed successfully.
|
| 52 |
|
|
# Sun Jan 08 00:25:46 2017
|
| 53 |
|
|
|
| 54 |
|
|
###########################################################]
|
| 55 |
|
|
@END
|
| 56 |
|
|
|
| 57 |
|
|
At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)
|
| 58 |
|
|
|
| 59 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 60 |
|
|
|
| 61 |
|
|
Process completed successfully.
|
| 62 |
|
|
# Sun Jan 08 00:25:46 2017
|
| 63 |
|
|
|
| 64 |
|
|
###########################################################]
|
| 65 |
|
|
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul 5 2016
|
| 66 |
|
|
@N|Running in 64-bit mode
|
| 67 |
|
|
@N: NF107 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Selected library: work cell: DisplayDriverWrapper view arch as top level
|
| 68 |
|
|
@N: NF107 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Selected library: work cell: DisplayDriverWrapper view arch as top level
|
| 69 |
|
|
|
| 70 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
| 71 |
|
|
|
| 72 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 73 |
|
|
|
| 74 |
|
|
Process completed successfully.
|
| 75 |
|
|
# Sun Jan 08 00:25:48 2017
|
| 76 |
|
|
|
| 77 |
|
|
###########################################################]
|
| 78 |
|
|
Pre-mapping Report
|
| 79 |
|
|
|
| 80 |
|
|
Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul 5 2016 10:30:31
|
| 81 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 82 |
|
|
Product Version L-2016.03L-1
|
| 83 |
|
|
|
| 84 |
|
|
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
| 85 |
|
|
|
| 86 |
|
|
@A: MF827 |No constraint file specified.
|
| 87 |
|
|
@L: C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1_scck.rpt
|
| 88 |
|
|
Printing clock summary report in "C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1_scck.rpt" file
|
| 89 |
|
|
@N: MF248 |Running in 64-bit mode.
|
| 90 |
|
|
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
|
| 91 |
|
|
|
| 92 |
|
|
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)
|
| 93 |
|
|
|
| 94 |
|
|
|
| 95 |
|
|
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)
|
| 96 |
|
|
|
| 97 |
|
|
|
| 98 |
|
|
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)
|
| 99 |
|
|
|
| 100 |
|
|
|
| 101 |
|
|
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)
|
| 102 |
|
|
|
| 103 |
|
|
ICG Latch Removal Summary:
|
| 104 |
|
|
Number of ICG latches removed: 0
|
| 105 |
|
|
Number of ICG latches not removed: 0
|
| 106 |
|
|
syn_allowed_resources : blockrams=108 set on top level netlist DisplayDriverWrapper
|
| 107 |
|
|
|
| 108 |
|
|
Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
| 109 |
|
|
|
| 110 |
|
|
|
| 111 |
|
|
|
| 112 |
|
|
Clock Summary
|
| 113 |
|
|
*****************
|
| 114 |
|
|
|
| 115 |
|
|
Start Requested Requested Clock Clock Clock
|
| 116 |
|
|
Clock Frequency Period Type Group Load
|
| 117 |
|
|
---------------------------------------------------------------
|
| 118 |
|
|
===============================================================
|
| 119 |
|
|
|
| 120 |
|
|
Finished Pre Mapping Phase.
|
| 121 |
|
|
|
| 122 |
|
|
Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
| 123 |
|
|
|
| 124 |
|
|
None
|
| 125 |
|
|
None
|
| 126 |
|
|
|
| 127 |
|
|
Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
| 128 |
|
|
|
| 129 |
|
|
Pre-mapping successful!
|
| 130 |
|
|
|
| 131 |
|
|
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)
|
| 132 |
|
|
|
| 133 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 134 |
|
|
# Sun Jan 08 00:25:49 2017
|
| 135 |
|
|
|
| 136 |
|
|
###########################################################]
|
