URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [dm/] [layer0.xdm] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log


%%% protect protected_file
@EG
?>
-
]17p0Osk0CksRsPC#MHF=3"4j
">
!S<-1-RFOksCHRVDRC#O0FMskHL0oHMRR0F0REC8HC#o-MR-S>
S
S
/>S1S
/>S1SS
S
/>S1S
/>S1S
/>S1S
SF<1kCsOR"b=BD:\#\OO8lHNF\M8d_3UG\nc#b$MLCN#\LDH\8PE\bE$CMsC0P#3ER8"N(=""=RD"8PEDO"RD0H#=4"-"DRbH=#0""-4/S>
SF<1kCsOR"b=BD:\#\OO8lHNF\M8d_3UG\ncO_NCDsHLN\s$#0$MEHC##E\P8CD\Okb6lE3P8N"R=""UR"D=PDE8"DROH=#0""-4RHbD#"0=R/g">S
S
/>S1S"/

/>S1S"/

/>S1
#>
!S<-v-RFD8kCFRsF-0R-S>

>
 
<
S!R--vkF8D7CRCMVHHF0HM-R-><
S7RCVMI="F3s    )4mv.4UXq$3#MD_LN_O     L"FGR"D=PDE8"S>
SR
SRS
S
/>SqS
SR
/>SqS
SR"/

/>SuS
/>SqS
SR
/>SqS
/>SqS
/>SqS
>
 
/S<7>CV
<
S!R--vkF8D7CRCMVHHF0HM-R-><
S7RCVMI="F3s    70H#)qFl#HOH7FCO83Cs#k0sOs0kCD"R=E"P8>D"
S
SS
S"/
S
S"/
"/

SR"/

SC<)V=RM"sIF	m3)vU4.X34q#_$MLODN	F_LGH"R=C"ll__j4>d"
SSS
SqS
SqS
/>S"/
S
S
">SS
SSRS
SSRS
SSR"/
SSSS
SSR
S)
V>S)SS
SSR
/>S
/>S
/>S
SqS
/>S"/
S
S
">SS
SSRS
SSRS
SSR"/
SSSS
SSR
S)
V>S)S
SSS
SqS
SqS
SqSS
SSR
SqS
/>S/S<)>CV
S
SSR
/>S
/>S
/>S
SqS
/>S"/
S
S
SWSR/
SSS"/
SSS"/
SSS
/>S"/
SSSS
S
SC<)V=RM"sIF    m3)vU4.X34q#_$MLODN     F_LGH"R=C"ll__jn
">SS
SSRS
SSRS
SSR"/
SSSS
SSR
S)
V>S)S
SSS
SqS
SqS
SqSS
SSR
SqS
/>S/S<)>CV
S
SSR
/>S
/>S
/>S
SqS
/>S"/
S
S
SWSR/
SSS"/
SSS"/
SSS
/>S"/
SSSS
S
SC<)V=RM"sIF    m3)vU4.X34q#_$MLODN     F_LGH"R=C"ll__j.
">SS
SSRS
SSRS
SSR"/
SSSS
SSR
S)
V>S)S
SSS
SqS
SqS
SqSS
SSR
SqS
/>S/S<)>CV
S
SSRS
SSRS
SSRS
SSR"/
SSSS
SSR
S)
V>S7
V>
!S<-v-RFD8kCCR7VHHM0MHFR>--
7S
">SWSS
SS
SS
S
/>SqSS
SS
SS
S
/>

SC<)V=RM"sIF	H37#F0)lOq#HCH7OCF8s03#s0kOk"sCR"H=s_Fl8FCO8oHM_L0ND>C"
SSSR/
<
S/V7C>S
 
<-!-R8vFkRDC7HCVMHH0F-MR-S>

SRR/
S
SS
S
/>SqSS
SS
S
/>

SC<)V=RM"sIF	13qB7QQC8OFCNs3s"OER"H=NH#OHC_8OCF8sF_l8CkD"S>
SWS
S)
V>S7
V>
!S<-v-RFD8kCCR7VHHM0MHFR>--
7S
">SWSS
SS
S
/>SqSS
SS
SS
S
/>SqS"/

>
 

SC<)V=RM"sIF    H37#NbD$H7sPICs7FCO8_Csa3FbNEsO"=RH"I777F_ab
">S
/>S/S<)>CV
/S<7>CV
]sC
 
@

Line No.	Rev	Author	Line
1	5	liubenoff	`%%% protect protected_file`
2			`@EG`
3			`?>`
4			`-`
5			`]17p0Osk0CksRsPC#MHF=3"4j`
6			`">`
7			`!S<-1-RFOksCHRVDRC#O0FMskHL0oHMRR0F0REC8HC#o-MR-S>`
8			`S`
9			`S`
10			`/>S1S`
11			`/>S1SS`
12			`S`
13			`/>S1S`
14			`/>S1S`
15			`/>S1S`
16			`SF<1kCsOR"b=BD:\#\OO8lHNF\M8d_3UG\nc#b$MLCN#\LDH\8PE\bE$CMsC0P#3ER8"N(=""=RD"8PEDO"RD0H#=4"-"DRbH=#0""-4/S>`
17	6	liubenoff	`SF<1kCsOR"b=BD:\#\OO8lHNF\M8d_3UG\ncO_NCDsHLN\s$#0$MEHC##E\P8CD\Okb6lE3P8N"R=""UR"D=PDE8"DROH=#0""-4RHbD#"0=R/g">S`
18			`S`
19			`/>S1S"/`
20
21			`/>S1S"/`
22
23			`/>S1`
24			`#>`
25			`!S<-v-RFD8kCFRsF-0R-S>`
26
27	5	liubenoff	`>`
28
29	6	liubenoff	`<`
30			`S!R--vkF8D7CRCMVHHF0HM-R-><`
31			`S7RCVMI="F3s )4mv.4UXq$3#MD_LN_O L"FGR"D=PDE8"S>`
32			`SR`
33			`SRS`
34			`S`
35			`/>SqS`
36			`SR`
37			`/>SqS`
38			`SR"/`
39
40			`/>SuS`
41			`/>SqS`
42			`SR`
43			`/>SqS`
44			`/>SqS`
45			`/>SqS`
46			`>`
47	5	liubenoff
48	6	liubenoff	`/S<7>CV`
49	5	liubenoff	`<`
50			`S!R--vkF8D7CRCMVHHF0HM-R-><`
51	6	liubenoff	`S7RCVMI="F3s 70H#)qFl#HOH7FCO83Cs#k0sOs0kCD"R=E"P8>D"`
52			`S`
53			`SS`
54			`S"/`
55			`S`
56			`S"/`
57			`"/`
58
59			`SR"/`
60
61			`SC<)V=RM"sIF m3)vU4.X34q#_$MLODN F_LGH"R=C"ll__j4>d"`
62			`SSS`
63			`SqS`
64			`SqS`
65			`/>S"/`
66			`S`
67			`S`
68			`">SS`
69			`SSRS`
70			`SSRS`
71			`SSR"/`
72			`SSSS`
73			`SSR`
74			`S)`
75			`V>S)SS`
76			`SSR`
77			`/>S`
78			`/>S`
79			`/>S`
80			`SqS`
81			`/>S"/`
82			`S`
83			`S`
84			`">SS`
85			`SSRS`
86			`SSRS`
87			`SSR"/`
88			`SSSS`
89			`SSR`
90			`S)`
91			`V>S)S`
92			`SSS`
93			`SqS`
94			`SqS`
95			`SqSS`
96			`SSR`
97			`SqS`
98			`/>S/S<)>CV`
99			`S`
100			`SSR`
101			`/>S`
102			`/>S`
103			`/>S`
104			`SqS`
105			`/>S"/`
106			`S`
107			`S`
108			`SWSR/`
109			`SSS"/`
110			`SSS"/`
111			`SSS`
112			`/>S"/`
113			`SSSS`
114			`S`
115			`SC<)V=RM"sIF m3)vU4.X34q#_$MLODN F_LGH"R=C"ll__jn`
116			`">SS`
117			`SSRS`
118			`SSRS`
119			`SSR"/`
120			`SSSS`
121			`SSR`
122			`S)`
123			`V>S)S`
124			`SSS`
125			`SqS`
126			`SqS`
127			`SqSS`
128			`SSR`
129			`SqS`
130			`/>S/S<)>CV`
131			`S`
132			`SSR`
133			`/>S`
134			`/>S`
135			`/>S`
136			`SqS`
137			`/>S"/`
138			`S`
139			`S`
140			`SWSR/`
141			`SSS"/`
142			`SSS"/`
143			`SSS`
144			`/>S"/`
145			`SSSS`
146			`S`
147			`SC<)V=RM"sIF m3)vU4.X34q#_$MLODN F_LGH"R=C"ll__j.`
148			`">SS`
149			`SSRS`
150			`SSRS`
151			`SSR"/`
152			`SSSS`
153			`SSR`
154			`S)`
155			`V>S)S`
156			`SSS`
157			`SqS`
158			`SqS`
159			`SqSS`
160			`SSR`
161			`SqS`
162			`/>S/S<)>CV`
163			`S`
164			`SSRS`
165			`SSRS`
166			`SSRS`
167			`SSR"/`
168			`SSSS`
169			`SSR`
170			`S)`
171			`V>S7`
172			`V>`
173			`!S<-v-RFD8kCCR7VHHM0MHFR>--`
174			`7S`
175			`">SWSS`
176			`SS`
177			`SS`
178			`S`
179	5	liubenoff	`/>SqSS`
180	6	liubenoff	`SS`
181	5	liubenoff	`SS`
182			`S`
183			`/>`
184	6	liubenoff
185			`SC<)V=RM"sIF H37#F0)lOq#HCH7OCF8s03#s0kOk"sCR"H=s_Fl8FCO8oHM_L0ND>C"`
186			`SSSR/`
187			`<`
188			`S/V7C>S`
189
190			`<-!-R8vFkRDC7HCVMHH0F-MR-S>`
191
192			`SRR/`
193			`S`
194			`SS`
195			`S`
196			`/>SqSS`
197			`SS`
198			`S`
199	5	liubenoff	`/>`
200
201	6	liubenoff	`SC<)V=RM"sIF 13qB7QQC8OFCNs3s"OER"H=NH#OHC_8OCF8sF_l8CkD"S>`
202			`SWS`
203			`S)`
204			`V>S7`
205			`V>`
206			`!S<-v-RFD8kCCR7VHHM0MHFR>--`
207			`7S`
208			`">SWSS`
209			`SS`
210			`S`
211			`/>SqSS`
212			`SS`
213			`SS`
214			`S`
215			`/>SqS"/`
216
217			`>`
218
219
220	5	liubenoff	`SC<)V=RM"sIF H37#NbD$H7sPICs7FCO8_Csa3FbNEsO"=RH"I777F_ab`
221	6	liubenoff	`">S`
222	5	liubenoff	`/>S/S<)>CV`
223			`/S<7>CV`
224			`]sC`
225
226			`@`

Browse

Tools

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [dm/] [layer0.xdm] - Blame information for rev 6