OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [launch_synplify.tcl] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 liubenoff
#-- Lattice Semiconductor Corporation Ltd.
2
#-- Synplify OEM project file C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/impl1/launch_synplify.tcl
3
#-- Written on Sun Jan  8 00:48:39 2017
4
 
5
project -close
6
set filename "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/impl1/impl1_syn.prj"
7
if ([file exists "$filename"]) {
8
        project -load "$filename"
9
        project_file -remove *
10
} else {
11
        project -new "$filename"
12
}
13
set create_new 0
14
 
15
#device options
16
set_option -technology ECP5U
17
set_option -part LFE5U_45F
18
set_option -package BG381C
19
set_option -speed_grade -6
20
 
21
if {$create_new == 1} {
22
#-- add synthesis options
23
        set_option -symbolic_fsm_compiler true
24
        set_option -resource_sharing true
25
        set_option -vlog_std v2001
26
        set_option -frequency auto
27
        set_option -maxfan 1000
28
        set_option -auto_constrain_io 0
29
        set_option -disable_io_insertion false
30
        set_option -retiming false; set_option -pipe true
31
        set_option -force_gsr false
32
        set_option -compiler_compatible 0
33
        set_option -dup false
34
 
35
        set_option -default_enum_encoding default
36
 
37
 
38
 
39
        set_option -write_apr_constraint 1
40
        set_option -fix_gated_and_generated_clocks 1
41
        set_option -update_models_cp 0
42
        set_option -resolve_multiple_driver 0
43
 
44
 
45
}
46
#-- add_file options
47
add_file -vhdl "C:/lscc/diamond/3.8_x64/cae_library/synthesis/vhdl/ecp5u.vhd"
48
add_file -vhdl -lib "work" "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/DisplayDriverwDecoder_Top.vhd"
49
add_file -vhdl -lib "work" "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/DisplayDriverWrapper.vhd"
50
#-- top module name
51
set_option -top_module {}
52
project -result_file {C:/Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/impl1/impl1.edi}
53
project -save "$filename"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.