OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [run_options.txt] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 liubenoff
#--  Synopsys, Inc.
2
#--  Version L-2016.03L-1
3
#--  Project file C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\run_options.txt
4
 
5
#project files
6
add_file -vhdl -lib work "C:/lscc/diamond/3.8_x64/cae_library/synthesis/vhdl/ecp5um.vhd"
7
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/DisplayDriverwDecoder_Top.vhd"
8
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/DisplayDriverWrapper.vhd"
9 6 liubenoff
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/ASCIIDecoder.vhd"
10
add_file -vhdl -lib work "C:/Projects/single-14-segment-display-driver-w-decoder/Project/Sources/Decoding_Table/ROM_ASCII_Decoder/DistRomAsciiDecoder/DistRomAsciiDecoder/DistRomAsciiDecoder.vhd"
11 5 liubenoff
 
12
 
13
 
14
#implementation: "impl1"
15
impl -add impl1 -type fpga
16
 
17
#
18
#implementation attributes
19
 
20 6 liubenoff
set_option -vlog_std sysv
21 5 liubenoff
set_option -project_relative_includes 1
22
 
23
#device options
24
set_option -technology ECP5UM5G
25
set_option -part LFE5UM5G_45F
26
set_option -package BG381C
27
set_option -speed_grade -8
28
set_option -part_companion ""
29
 
30
#compilation/mapping options
31
 
32
# hdl_compiler_options
33
set_option -distributed_compile 0
34
 
35
# mapper_without_write_options
36
set_option -frequency auto
37
set_option -srs_instrumentation 1
38
 
39
# mapper_options
40
set_option -write_verilog 0
41
set_option -write_vhdl 0
42
 
43
# Lattice XP
44 6 liubenoff
set_option -maxfan 100
45 5 liubenoff
set_option -disable_io_insertion 0
46
set_option -retiming 0
47
set_option -pipe 1
48 6 liubenoff
set_option -forcegsr no
49 5 liubenoff
set_option -fix_gated_and_generated_clocks 1
50
set_option -rw_check_on_ram 1
51
set_option -update_models_cp 0
52
set_option -syn_edif_array_rename 1
53
set_option -Write_declared_clocks_only 1
54
 
55
# NFilter
56
set_option -no_sequential_opt 0
57
 
58
# sequential_optimization_options
59
set_option -symbolic_fsm_compiler 1
60
 
61
# Compiler Options
62
set_option -compiler_compatible 0
63
set_option -resource_sharing 1
64
set_option -multi_file_compilation_unit 1
65
 
66
# Compiler Options
67
set_option -auto_infer_blackbox 0
68
 
69
#automatic place and route (vendor) options
70
set_option -write_apr_constraint 1
71
 
72
#set result format/file last
73 6 liubenoff
project -result_file "./impl1.edi"
74 5 liubenoff
impl -active "impl1"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.