1 |
5 |
liubenoff |
Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul 5 2016
|
2 |
|
|
@N|Running in 64-bit mode
|
3 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
4 |
|
|
|
5 |
|
|
Synopsys VHDL Compiler, version comp2016q2rc, Build 192R, built Jul 5 2016
|
6 |
|
|
@N|Running in 64-bit mode
|
7 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
8 |
|
|
|
9 |
|
|
@N: CD720 :"C:\lscc\diamond\3.8_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
|
10 |
|
|
@N:"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Top entity is set to DisplayDriverWrapper.
|
11 |
|
|
File C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd changed - recompiling
|
12 |
|
|
VHDL syntax check successful!
|
13 |
|
|
File C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd changed - recompiling
|
14 |
|
|
@N: CD630 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":15:7:15:26|Synthesizing work.displaydriverwrapper.arch.
|
15 |
|
|
@W: CD638 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":38:11:38:15|Signal empty is undriven. Either assign the signal a value or remove the signal declaration.
|
16 |
|
|
@N: CD630 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd":16:7:16:31|Synthesizing work.displaydriverwdecoder_top.arch.
|
17 |
|
|
Post processing for work.displaydriverwdecoder_top.arch
|
18 |
|
|
Post processing for work.displaydriverwrapper.arch
|
19 |
|
|
@N: CL159 :"C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd":20:8:20:13|Input button is unused.
|
20 |
|
|
|
21 |
|
|
At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)
|
22 |
|
|
|
23 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
24 |
|
|
|
25 |
|
|
Process completed successfully.
|
26 |
|
|
# Fri Jan 13 00:54:37 2017
|
27 |
|
|
|
28 |
|
|
###########################################################]
|
29 |
|
|
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul 5 2016
|
30 |
|
|
@N|Running in 64-bit mode
|
31 |
|
|
File C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\synwork\layer0.srs changed - recompiling
|
32 |
|
|
|
33 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
34 |
|
|
|
35 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
36 |
|
|
|
37 |
|
|
Process completed successfully.
|
38 |
|
|
# Fri Jan 13 00:54:37 2017
|
39 |
|
|
|
40 |
|
|
###########################################################]
|
41 |
|
|
@END
|
42 |
|
|
|
43 |
|
|
At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)
|
44 |
|
|
|
45 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
46 |
|
|
|
47 |
|
|
Process completed successfully.
|
48 |
|
|
# Fri Jan 13 00:54:37 2017
|
49 |
|
|
|
50 |
|
|
###########################################################]
|