URL
https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
5 |
liubenoff |
@N: MF248 |Running in 64-bit mode.
|
2 |
|
|
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
|
3 |
|
|
@N: MT206 |Auto Constrain mode is enabled
|
4 |
|
|
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.
|
5 |
|
|
@N: FX1056 |Writing EDF file: C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1.edi
|
6 |
|
|
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF
|
7 |
|
|
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
|
8 |
|
|
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
|
9 |
|
|
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
|
10 |
|
|
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.