1 |
5 |
liubenoff |
<html><body><samp><pre>
|
2 |
6 |
liubenoff |
<!@TC:1484609376>
|
3 |
5 |
liubenoff |
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul 4 2016
|
4 |
|
|
#install: C:\lscc\diamond\3.8_x64\synpbase
|
5 |
|
|
#OS: Windows 8 6.2
|
6 |
|
|
#Hostname: DESKTOP-1AUKF7V
|
7 |
|
|
|
8 |
6 |
liubenoff |
# Tue Jan 17 01:29:36 2017
|
9 |
5 |
liubenoff |
|
10 |
|
|
#Implementation: impl1
|
11 |
|
|
|
12 |
6 |
liubenoff |
<a name=compilerReport9></a>Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul 5 2016</a>
|
13 |
|
|
@N: : <!@TM:1484609376> | Running in 64-bit mode
|
14 |
5 |
liubenoff |
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
15 |
|
|
|
16 |
6 |
liubenoff |
<a name=compilerReport10></a>Synopsys VHDL Compiler, version comp2016q2rc, Build 192R, built Jul 5 2016</a>
|
17 |
|
|
@N: : <!@TM:1484609376> | Running in 64-bit mode
|
18 |
5 |
liubenoff |
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
19 |
|
|
|
20 |
6 |
liubenoff |
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1484609376> | Setting time resolution to ns
|
21 |
|
|
@N: : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd:15:7:15:27:@N::@XP_MSG">DisplayDriverWrapper.vhd(15)</a><!@TM:1484609376> | Top entity is set to DisplayDriverWrapper.
|
22 |
|
|
Options changed - recompiling
|
23 |
5 |
liubenoff |
VHDL syntax check successful!
|
24 |
6 |
liubenoff |
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd:15:7:15:27:@N:CD630:@XP_MSG">DisplayDriverWrapper.vhd(15)</a><!@TM:1484609376> | Synthesizing work.displaydriverwrapper.arch.
|
25 |
|
|
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd:16:7:16:32:@N:CD630:@XP_MSG">DisplayDriverwDecoder_Top.vhd(16)</a><!@TM:1484609376> | Synthesizing work.displaydriverwdecoder_top.arch.
|
26 |
|
|
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd:53:11:53:20:@W:CD638:@XP_MSG">DisplayDriverwDecoder_Top.vhd(53)</a><!@TM:1484609376> | Signal ascii_reg is undriven. Either assign the signal a value or remove the signal declaration.</font>
|
27 |
|
|
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\ASCIIDecoder.vhd:15:7:15:19:@N:CD630:@XP_MSG">ASCIIDecoder.vhd(15)</a><!@TM:1484609376> | Synthesizing work.asciidecoder.arch.
|
28 |
|
|
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\Decoding_Table\ROM_ASCII_Decoder\DistRomAsciiDecoder\DistRomAsciiDecoder\DistRomAsciiDecoder.vhd:12:7:12:26:@N:CD630:@XP_MSG">DistRomAsciiDecoder.vhd(12)</a><!@TM:1484609376> | Synthesizing work.distromasciidecoder.structure.
|
29 |
|
|
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.8_x64\cae_library\synthesis\vhdl\ecp5um.vhd:801:10:801:19:@N:CD630:@XP_MSG">ecp5um.vhd(801)</a><!@TM:1484609376> | Synthesizing work.rom128x1a.syn_black_box.
|
30 |
|
|
Post processing for work.rom128x1a.syn_black_box
|
31 |
|
|
Post processing for work.distromasciidecoder.structure
|
32 |
|
|
Post processing for work.asciidecoder.arch
|
33 |
5 |
liubenoff |
Post processing for work.displaydriverwdecoder_top.arch
|
34 |
|
|
Post processing for work.displaydriverwrapper.arch
|
35 |
6 |
liubenoff |
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\ASCIIDecoder.vhd:17:8:17:11:@N:CL159:@XP_MSG">ASCIIDecoder.vhd(17)</a><!@TM:1484609376> | Input clk is unused.
|
36 |
|
|
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\ASCIIDecoder.vhd:18:8:18:13:@N:CL159:@XP_MSG">ASCIIDecoder.vhd(18)</a><!@TM:1484609376> | Input reset is unused.
|
37 |
|
|
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverwDecoder_Top.vhd:29:8:29:13:@N:CL159:@XP_MSG">DisplayDriverwDecoder_Top.vhd(29)</a><!@TM:1484609376> | Input wr_en is unused.
|
38 |
5 |
liubenoff |
|
39 |
6 |
liubenoff |
At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)
|
40 |
5 |
liubenoff |
|
41 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
42 |
|
|
|
43 |
|
|
Process completed successfully.
|
44 |
6 |
liubenoff |
# Tue Jan 17 01:29:36 2017
|
45 |
5 |
liubenoff |
|
46 |
|
|
###########################################################]
|
47 |
6 |
liubenoff |
<a name=compilerReport11></a>Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul 5 2016</a>
|
48 |
|
|
@N: : <!@TM:1484609376> | Running in 64-bit mode
|
49 |
5 |
liubenoff |
File C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\synwork\layer0.srs changed - recompiling
|
50 |
6 |
liubenoff |
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd:15:7:15:27:@N:NF107:@XP_MSG">DisplayDriverWrapper.vhd(15)</a><!@TM:1484609376> | Selected library: work cell: DisplayDriverWrapper view arch as top level
|
51 |
|
|
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd:15:7:15:27:@N:NF107:@XP_MSG">DisplayDriverWrapper.vhd(15)</a><!@TM:1484609376> | Selected library: work cell: DisplayDriverWrapper view arch as top level
|
52 |
5 |
liubenoff |
|
53 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
54 |
|
|
|
55 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
56 |
|
|
|
57 |
|
|
Process completed successfully.
|
58 |
6 |
liubenoff |
# Tue Jan 17 01:29:36 2017
|
59 |
5 |
liubenoff |
|
60 |
|
|
###########################################################]
|
61 |
|
|
@END
|
62 |
|
|
|
63 |
|
|
At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)
|
64 |
|
|
|
65 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
66 |
|
|
|
67 |
|
|
Process completed successfully.
|
68 |
6 |
liubenoff |
# Tue Jan 17 01:29:36 2017
|
69 |
5 |
liubenoff |
|
70 |
|
|
###########################################################]
|
71 |
6 |
liubenoff |
<a name=compilerReport12></a>Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul 5 2016</a>
|
72 |
|
|
@N: : <!@TM:1484609377> | Running in 64-bit mode
|
73 |
5 |
liubenoff |
File C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\synwork\impl1_comp.srs changed - recompiling
|
74 |
6 |
liubenoff |
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd:15:7:15:27:@N:NF107:@XP_MSG">DisplayDriverWrapper.vhd(15)</a><!@TM:1484609377> | Selected library: work cell: DisplayDriverWrapper view arch as top level
|
75 |
|
|
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources\DisplayDriverWrapper.vhd:15:7:15:27:@N:NF107:@XP_MSG">DisplayDriverWrapper.vhd(15)</a><!@TM:1484609377> | Selected library: work cell: DisplayDriverWrapper view arch as top level
|
76 |
5 |
liubenoff |
|
77 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
78 |
|
|
|
79 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
80 |
|
|
|
81 |
|
|
Process completed successfully.
|
82 |
6 |
liubenoff |
# Tue Jan 17 01:29:37 2017
|
83 |
5 |
liubenoff |
|
84 |
|
|
###########################################################]
|
85 |
|
|
Pre-mapping Report
|
86 |
|
|
|
87 |
6 |
liubenoff |
<a name=mapperReport13></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul 5 2016 10:30:31</a>
|
88 |
5 |
liubenoff |
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
89 |
|
|
Product Version L-2016.03L-1
|
90 |
|
|
|
91 |
|
|
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
92 |
|
|
|
93 |
6 |
liubenoff |
@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1484609378> | No constraint file specified.
|
94 |
5 |
liubenoff |
Linked File: <a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1_scck.rpt:@XP_FILE">impl1_scck.rpt</a>
|
95 |
|
|
Printing clock summary report in "C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1_scck.rpt" file
|
96 |
6 |
liubenoff |
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1484609378> | Running in 64-bit mode.
|
97 |
|
|
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1484609378> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
|
98 |
5 |
liubenoff |
|
99 |
|
|
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)
|
100 |
|
|
|
101 |
|
|
|
102 |
|
|
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)
|
103 |
|
|
|
104 |
|
|
|
105 |
6 |
liubenoff |
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)
|
106 |
5 |
liubenoff |
|
107 |
|
|
|
108 |
6 |
liubenoff |
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)
|
109 |
5 |
liubenoff |
|
110 |
|
|
ICG Latch Removal Summary:
|
111 |
|
|
Number of ICG latches removed: 0
|
112 |
|
|
Number of ICG latches not removed: 0
|
113 |
|
|
syn_allowed_resources : blockrams=108 set on top level netlist DisplayDriverWrapper
|
114 |
|
|
|
115 |
6 |
liubenoff |
Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)
|
116 |
5 |
liubenoff |
|
117 |
|
|
|
118 |
|
|
|
119 |
6 |
liubenoff |
<a name=mapperReport14></a>Clock Summary</a>
|
120 |
5 |
liubenoff |
*****************
|
121 |
|
|
|
122 |
6 |
liubenoff |
Start Requested Requested Clock Clock Clock
|
123 |
|
|
Clock Frequency Period Type Group Load
|
124 |
|
|
---------------------------------------------------------------------------------------------------------------------------------------------------------
|
125 |
|
|
DisplayDriverWrapper|bttn_state_derived_clock 1.0 MHz 1000.000 derived (from DisplayDriverWrapper|clk) Autoconstr_clkgroup_0 8
|
126 |
|
|
DisplayDriverWrapper|clk 1.0 MHz 1000.000 inferred Autoconstr_clkgroup_0 5
|
127 |
|
|
=========================================================================================================================================================
|
128 |
5 |
liubenoff |
|
129 |
6 |
liubenoff |
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\projects\single-14-segment-display-driver-w-decoder\project\sources\displaydriverwrapper.vhd:57:4:57:6:@W:MT529:@XP_MSG">displaydriverwrapper.vhd(57)</a><!@TM:1484609378> | Found inferred clock DisplayDriverWrapper|clk which controls 5 sequential elements including bttn_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
|
130 |
5 |
liubenoff |
|
131 |
|
|
Finished Pre Mapping Phase.
|
132 |
|
|
|
133 |
6 |
liubenoff |
Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)
|
134 |
5 |
liubenoff |
|
135 |
|
|
None
|
136 |
|
|
None
|
137 |
|
|
|
138 |
6 |
liubenoff |
Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)
|
139 |
5 |
liubenoff |
|
140 |
|
|
Pre-mapping successful!
|
141 |
|
|
|
142 |
6 |
liubenoff |
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 142MB)
|
143 |
5 |
liubenoff |
|
144 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
145 |
6 |
liubenoff |
# Tue Jan 17 01:29:38 2017
|
146 |
5 |
liubenoff |
|
147 |
|
|
###########################################################]
|
148 |
|
|
Map & Optimize Report
|
149 |
|
|
|
150 |
6 |
liubenoff |
<a name=mapperReport15></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul 5 2016 10:30:31</a>
|
151 |
5 |
liubenoff |
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
152 |
|
|
Product Version L-2016.03L-1
|
153 |
|
|
|
154 |
|
|
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
155 |
|
|
|
156 |
6 |
liubenoff |
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1484609380> | Running in 64-bit mode.
|
157 |
|
|
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1484609380> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
|
158 |
5 |
liubenoff |
|
159 |
|
|
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
160 |
|
|
|
161 |
|
|
|
162 |
|
|
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
163 |
|
|
|
164 |
|
|
|
165 |
|
|
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)
|
166 |
|
|
|
167 |
|
|
|
168 |
|
|
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)
|
169 |
|
|
|
170 |
|
|
|
171 |
|
|
|
172 |
|
|
Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
173 |
|
|
|
174 |
|
|
|
175 |
|
|
Available hyper_sources - for debug and ip models
|
176 |
|
|
None Found
|
177 |
|
|
|
178 |
6 |
liubenoff |
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1484609380> | Auto Constrain mode is enabled
|
179 |
5 |
liubenoff |
|
180 |
|
|
Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
181 |
|
|
|
182 |
6 |
liubenoff |
@N: : <a href="c:\projects\single-14-segment-display-driver-w-decoder\project\sources\displaydriverwrapper.vhd:77:4:77:6:@N::@XP_MSG">displaydriverwrapper.vhd(77)</a><!@TM:1484609380> | Found counter in view:work.DisplayDriverWrapper(arch) inst symbol_scan_cntr[7:0]
|
183 |
5 |
liubenoff |
|
184 |
|
|
Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
185 |
|
|
|
186 |
|
|
|
187 |
|
|
Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
188 |
|
|
|
189 |
|
|
|
190 |
|
|
Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
191 |
|
|
|
192 |
|
|
|
193 |
|
|
Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
194 |
|
|
|
195 |
|
|
|
196 |
|
|
Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
197 |
|
|
|
198 |
|
|
|
199 |
6 |
liubenoff |
Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)
|
200 |
5 |
liubenoff |
|
201 |
|
|
|
202 |
|
|
Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
203 |
|
|
|
204 |
|
|
|
205 |
|
|
Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
206 |
|
|
|
207 |
|
|
|
208 |
|
|
Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
209 |
|
|
|
210 |
|
|
Pass CPU time Worst Slack Luts / Registers
|
211 |
|
|
------------------------------------------------------------
|
212 |
6 |
liubenoff |
1 0h:00m:00s -0.76ns 6 / 13
|
213 |
|
|
2 0h:00m:00s -0.76ns 6 / 13
|
214 |
5 |
liubenoff |
|
215 |
6 |
liubenoff |
3 0h:00m:00s -0.62ns 7 / 13
|
216 |
|
|
|
217 |
|
|
|
218 |
|
|
4 0h:00m:00s -0.58ns 6 / 13
|
219 |
|
|
|
220 |
5 |
liubenoff |
Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
221 |
|
|
|
222 |
6 |
liubenoff |
@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1484609380> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.
|
223 |
5 |
liubenoff |
|
224 |
6 |
liubenoff |
Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)
|
225 |
5 |
liubenoff |
|
226 |
6 |
liubenoff |
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1484609380> | Automatically generated clock DisplayDriverWrapper|bttn_state_derived_clock is not used and is being removed
|
227 |
5 |
liubenoff |
|
228 |
|
|
|
229 |
|
|
@S |Clock Optimization Summary
|
230 |
|
|
|
231 |
|
|
|
232 |
6 |
liubenoff |
<a name=clockReport16></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>
|
233 |
5 |
liubenoff |
|
234 |
6 |
liubenoff |
1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
|
235 |
5 |
liubenoff |
|
236 |
6 |
liubenoff |
8 instances converted, 0 sequential instances remain driven by gated/generated clocks
|
237 |
5 |
liubenoff |
|
238 |
6 |
liubenoff |
=========================== Non-Gated/Non-Generated Clocks ============================
|
239 |
|
|
Clock Tree ID Driving Element Drive Element Type Fanout Sample Instance
|
240 |
|
|
---------------------------------------------------------------------------------------
|
241 |
|
|
<a href="@|S:clk@|E:bttn_state@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001 </a> clk port 13 bttn_state
|
242 |
|
|
=======================================================================================
|
243 |
5 |
liubenoff |
|
244 |
|
|
|
245 |
|
|
##### END OF CLOCK OPTIMIZATION REPORT ######]
|
246 |
|
|
|
247 |
|
|
|
248 |
|
|
Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 141MB)
|
249 |
|
|
|
250 |
|
|
Writing Analyst data base C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\synwork\impl1_m.srm
|
251 |
|
|
|
252 |
6 |
liubenoff |
Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)
|
253 |
5 |
liubenoff |
|
254 |
|
|
Writing EDIF Netlist and constraint files
|
255 |
6 |
liubenoff |
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1484609380> | Writing EDF file: C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1.edi
|
256 |
5 |
liubenoff |
L-2016.03L-1
|
257 |
6 |
liubenoff |
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1484609380> | Synplicity Constraint File capacitance units using default value of 1pF
|
258 |
5 |
liubenoff |
|
259 |
6 |
liubenoff |
Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)
|
260 |
5 |
liubenoff |
|
261 |
|
|
|
262 |
6 |
liubenoff |
Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)
|
263 |
5 |
liubenoff |
|
264 |
6 |
liubenoff |
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1484609380> | Found inferred clock DisplayDriverWrapper|clk with period 2.30ns. Please declare a user-defined clock on object "p:clk"</font>
|
265 |
5 |
liubenoff |
|
266 |
|
|
|
267 |
6 |
liubenoff |
<a name=timingReport17></a>##### START OF TIMING REPORT #####[</a>
|
268 |
|
|
# Timing Report written on Tue Jan 17 01:29:40 2017
|
269 |
5 |
liubenoff |
#
|
270 |
|
|
|
271 |
|
|
|
272 |
|
|
Top view: DisplayDriverWrapper
|
273 |
6 |
liubenoff |
Requested Frequency: 433.9 MHz
|
274 |
5 |
liubenoff |
Wire load mode: top
|
275 |
|
|
Paths requested: 5
|
276 |
|
|
Constraint File(s):
|
277 |
6 |
liubenoff |
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1484609380> | Timing report estimates place and route data. Please look at the place and route timing report for final timing.
|
278 |
5 |
liubenoff |
|
279 |
6 |
liubenoff |
@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1484609380> | Clock constraints cover only FF-to-FF paths associated with the clock.
|
280 |
5 |
liubenoff |
|
281 |
|
|
|
282 |
|
|
|
283 |
6 |
liubenoff |
<a name=performanceSummary18></a>Performance Summary</a>
|
284 |
5 |
liubenoff |
*******************
|
285 |
|
|
|
286 |
|
|
|
287 |
6 |
liubenoff |
Worst slack in design: -0.407
|
288 |
5 |
liubenoff |
|
289 |
6 |
liubenoff |
Requested Estimated Requested Estimated Clock Clock
|
290 |
|
|
Starting Clock Frequency Frequency Period Period Slack Type Group
|
291 |
|
|
----------------------------------------------------------------------------------------------------------------------------------
|
292 |
|
|
DisplayDriverWrapper|clk 433.9 MHz 368.8 MHz 2.305 2.712 -0.407 inferred Autoconstr_clkgroup_0
|
293 |
|
|
==================================================================================================================================
|
294 |
5 |
liubenoff |
|
295 |
|
|
|
296 |
|
|
|
297 |
|
|
|
298 |
|
|
|
299 |
6 |
liubenoff |
<a name=clockRelationships19></a>Clock Relationships</a>
|
300 |
5 |
liubenoff |
*******************
|
301 |
|
|
|
302 |
|
|
Clocks | rise to rise | fall to fall | rise to fall | fall to rise
|
303 |
|
|
-------------------------------------------------------------------------------------------------------------------------------------------
|
304 |
|
|
Starting Ending | constraint slack | constraint slack | constraint slack | constraint slack
|
305 |
|
|
-------------------------------------------------------------------------------------------------------------------------------------------
|
306 |
6 |
liubenoff |
DisplayDriverWrapper|clk DisplayDriverWrapper|clk | 2.305 -0.407 | No paths - | No paths - | No paths -
|
307 |
5 |
liubenoff |
===========================================================================================================================================
|
308 |
|
|
Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
|
309 |
|
|
'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.
|
310 |
|
|
|
311 |
|
|
|
312 |
|
|
|
313 |
6 |
liubenoff |
<a name=interfaceInfo20></a>Interface Information </a>
|
314 |
5 |
liubenoff |
*********************
|
315 |
|
|
|
316 |
|
|
No IO constraint found
|
317 |
|
|
|
318 |
|
|
|
319 |
|
|
|
320 |
|
|
====================================
|
321 |
6 |
liubenoff |
<a name=clockReport21></a>Detailed Report for Clock: DisplayDriverWrapper|clk</a>
|
322 |
5 |
liubenoff |
====================================
|
323 |
|
|
|
324 |
|
|
|
325 |
|
|
|
326 |
6 |
liubenoff |
<a name=startingSlack22></a>Starting Points with Worst Slack</a>
|
327 |
5 |
liubenoff |
********************************
|
328 |
|
|
|
329 |
6 |
liubenoff |
Starting Arrival
|
330 |
|
|
Instance Reference Type Pin Net Time Slack
|
331 |
|
|
Clock
|
332 |
|
|
-------------------------------------------------------------------------------------------------------------------
|
333 |
|
|
symbol_scan_cntr[0] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[0] 0.933 -0.407
|
334 |
|
|
symbol_scan_cntr[1] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[1] 0.933 -0.348
|
335 |
|
|
symbol_scan_cntr[2] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[2] 0.933 -0.348
|
336 |
|
|
symbol_scan_cntr[3] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[3] 0.933 -0.289
|
337 |
|
|
symbol_scan_cntr[4] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[4] 0.933 -0.289
|
338 |
|
|
symbol_scan_cntr[5] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[5] 0.933 -0.230
|
339 |
|
|
symbol_scan_cntr[6] DisplayDriverWrapper|clk FD1P3DX Q symbol_scan_cntr[6] 0.933 -0.230
|
340 |
|
|
bttn_state_fifo[3] DisplayDriverWrapper|clk FD1S3JX Q bttn_state_fifo[3] 0.798 0.123
|
341 |
|
|
bttn_state DisplayDriverWrapper|clk FD1S3AX Q bttn_state_i 0.753 0.168
|
342 |
|
|
bttn_state_fifo[1] DisplayDriverWrapper|clk FD1S3JX Q bttn_state_fifo[1] 0.838 0.606
|
343 |
|
|
===================================================================================================================
|
344 |
5 |
liubenoff |
|
345 |
|
|
|
346 |
6 |
liubenoff |
<a name=endingSlack23></a>Ending Points with Worst Slack</a>
|
347 |
5 |
liubenoff |
******************************
|
348 |
|
|
|
349 |
6 |
liubenoff |
Starting Required
|
350 |
|
|
Instance Reference Type Pin Net Time Slack
|
351 |
|
|
Clock
|
352 |
|
|
--------------------------------------------------------------------------------------------------------------------------------
|
353 |
|
|
symbol_scan_cntr[7] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[7] 2.094 -0.407
|
354 |
|
|
symbol_scan_cntr[5] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[5] 2.094 -0.348
|
355 |
|
|
symbol_scan_cntr[6] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[6] 2.094 -0.348
|
356 |
|
|
symbol_scan_cntr[3] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[3] 2.094 -0.289
|
357 |
|
|
symbol_scan_cntr[4] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[4] 2.094 -0.289
|
358 |
|
|
symbol_scan_cntr[1] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[1] 2.094 -0.230
|
359 |
|
|
symbol_scan_cntr[2] DisplayDriverWrapper|clk FD1P3DX D symbol_scan_cntr_s[2] 2.094 -0.230
|
360 |
|
|
symbol_scan_cntr[0] DisplayDriverWrapper|clk FD1P3DX SP bttn_state_fifo_0io_RNIB9K02[0] 2.122 0.123
|
361 |
|
|
symbol_scan_cntr[1] DisplayDriverWrapper|clk FD1P3DX SP bttn_state_fifo_0io_RNIB9K02[0] 2.122 0.123
|
362 |
|
|
symbol_scan_cntr[2] DisplayDriverWrapper|clk FD1P3DX SP bttn_state_fifo_0io_RNIB9K02[0] 2.122 0.123
|
363 |
|
|
================================================================================================================================
|
364 |
5 |
liubenoff |
|
365 |
|
|
|
366 |
|
|
|
367 |
6 |
liubenoff |
<a name=worstPaths24></a>Worst Path Information</a>
|
368 |
|
|
<a href="C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1.srr:srsfC:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\impl1.srs:fp:23218:24892:@XP_NAMES_GATE">View Worst Path in Analyst</a>
|
369 |
5 |
liubenoff |
***********************
|
370 |
|
|
|
371 |
|
|
|
372 |
|
|
Path information for path number 1:
|
373 |
6 |
liubenoff |
Requested Period: 2.305
|
374 |
|
|
- Setup time: 0.211
|
375 |
5 |
liubenoff |
+ Clock delay at ending point: 0.000 (ideal)
|
376 |
6 |
liubenoff |
= Required time: 2.094
|
377 |
5 |
liubenoff |
|
378 |
6 |
liubenoff |
- Propagation time: 2.501
|
379 |
5 |
liubenoff |
- Clock delay at starting point: 0.000 (ideal)
|
380 |
6 |
liubenoff |
= Slack (critical) : -0.407
|
381 |
5 |
liubenoff |
|
382 |
6 |
liubenoff |
Number of logic level(s): 5
|
383 |
|
|
Starting point: symbol_scan_cntr[0] / Q
|
384 |
|
|
Ending point: symbol_scan_cntr[7] / D
|
385 |
5 |
liubenoff |
The start point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
386 |
|
|
The end point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
387 |
|
|
|
388 |
6 |
liubenoff |
Instance / Net Pin Pin Arrival No. of
|
389 |
|
|
Name Type Name Dir Delay Time Fan Out(s)
|
390 |
|
|
-------------------------------------------------------------------------------------------
|
391 |
|
|
symbol_scan_cntr[0] FD1P3DX Q Out 0.933 0.933 -
|
392 |
|
|
symbol_scan_cntr[0] Net - - - - 15
|
393 |
|
|
symbol_scan_cntr_cry_0[0] CCU2C A1 In 0.000 0.933 -
|
394 |
|
|
symbol_scan_cntr_cry_0[0] CCU2C COUT Out 0.784 1.717 -
|
395 |
|
|
symbol_scan_cntr_cry[0] Net - - - - 1
|
396 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C CIN In 0.000 1.717 -
|
397 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C COUT Out 0.059 1.776 -
|
398 |
|
|
symbol_scan_cntr_cry[2] Net - - - - 1
|
399 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C CIN In 0.000 1.776 -
|
400 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C COUT Out 0.059 1.835 -
|
401 |
|
|
symbol_scan_cntr_cry[4] Net - - - - 1
|
402 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C CIN In 0.000 1.835 -
|
403 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C COUT Out 0.059 1.894 -
|
404 |
|
|
symbol_scan_cntr_cry[6] Net - - - - 1
|
405 |
|
|
symbol_scan_cntr_s_0[7] CCU2C CIN In 0.000 1.894 -
|
406 |
|
|
symbol_scan_cntr_s_0[7] CCU2C S0 Out 0.607 2.501 -
|
407 |
|
|
symbol_scan_cntr_s[7] Net - - - - 1
|
408 |
|
|
symbol_scan_cntr[7] FD1P3DX D In 0.000 2.501 -
|
409 |
|
|
===========================================================================================
|
410 |
5 |
liubenoff |
|
411 |
|
|
|
412 |
|
|
Path information for path number 2:
|
413 |
6 |
liubenoff |
Requested Period: 2.305
|
414 |
|
|
- Setup time: 0.211
|
415 |
5 |
liubenoff |
+ Clock delay at ending point: 0.000 (ideal)
|
416 |
6 |
liubenoff |
= Required time: 2.094
|
417 |
5 |
liubenoff |
|
418 |
6 |
liubenoff |
- Propagation time: 2.442
|
419 |
5 |
liubenoff |
- Clock delay at starting point: 0.000 (ideal)
|
420 |
6 |
liubenoff |
= Slack (non-critical) : -0.348
|
421 |
5 |
liubenoff |
|
422 |
6 |
liubenoff |
Number of logic level(s): 4
|
423 |
|
|
Starting point: symbol_scan_cntr[1] / Q
|
424 |
|
|
Ending point: symbol_scan_cntr[7] / D
|
425 |
5 |
liubenoff |
The start point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
426 |
|
|
The end point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
427 |
|
|
|
428 |
6 |
liubenoff |
Instance / Net Pin Pin Arrival No. of
|
429 |
|
|
Name Type Name Dir Delay Time Fan Out(s)
|
430 |
|
|
-------------------------------------------------------------------------------------------
|
431 |
|
|
symbol_scan_cntr[1] FD1P3DX Q Out 0.933 0.933 -
|
432 |
|
|
symbol_scan_cntr[1] Net - - - - 15
|
433 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C A0 In 0.000 0.933 -
|
434 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C COUT Out 0.784 1.717 -
|
435 |
|
|
symbol_scan_cntr_cry[2] Net - - - - 1
|
436 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C CIN In 0.000 1.717 -
|
437 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C COUT Out 0.059 1.776 -
|
438 |
|
|
symbol_scan_cntr_cry[4] Net - - - - 1
|
439 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C CIN In 0.000 1.776 -
|
440 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C COUT Out 0.059 1.835 -
|
441 |
|
|
symbol_scan_cntr_cry[6] Net - - - - 1
|
442 |
|
|
symbol_scan_cntr_s_0[7] CCU2C CIN In 0.000 1.835 -
|
443 |
|
|
symbol_scan_cntr_s_0[7] CCU2C S0 Out 0.607 2.442 -
|
444 |
|
|
symbol_scan_cntr_s[7] Net - - - - 1
|
445 |
|
|
symbol_scan_cntr[7] FD1P3DX D In 0.000 2.442 -
|
446 |
|
|
===========================================================================================
|
447 |
5 |
liubenoff |
|
448 |
|
|
|
449 |
|
|
Path information for path number 3:
|
450 |
6 |
liubenoff |
Requested Period: 2.305
|
451 |
|
|
- Setup time: 0.211
|
452 |
5 |
liubenoff |
+ Clock delay at ending point: 0.000 (ideal)
|
453 |
6 |
liubenoff |
= Required time: 2.094
|
454 |
5 |
liubenoff |
|
455 |
6 |
liubenoff |
- Propagation time: 2.442
|
456 |
5 |
liubenoff |
- Clock delay at starting point: 0.000 (ideal)
|
457 |
6 |
liubenoff |
= Slack (non-critical) : -0.348
|
458 |
5 |
liubenoff |
|
459 |
6 |
liubenoff |
Number of logic level(s): 4
|
460 |
|
|
Starting point: symbol_scan_cntr[2] / Q
|
461 |
|
|
Ending point: symbol_scan_cntr[7] / D
|
462 |
5 |
liubenoff |
The start point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
463 |
|
|
The end point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
464 |
|
|
|
465 |
6 |
liubenoff |
Instance / Net Pin Pin Arrival No. of
|
466 |
|
|
Name Type Name Dir Delay Time Fan Out(s)
|
467 |
|
|
-------------------------------------------------------------------------------------------
|
468 |
|
|
symbol_scan_cntr[2] FD1P3DX Q Out 0.933 0.933 -
|
469 |
|
|
symbol_scan_cntr[2] Net - - - - 15
|
470 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C A1 In 0.000 0.933 -
|
471 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C COUT Out 0.784 1.717 -
|
472 |
|
|
symbol_scan_cntr_cry[2] Net - - - - 1
|
473 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C CIN In 0.000 1.717 -
|
474 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C COUT Out 0.059 1.776 -
|
475 |
|
|
symbol_scan_cntr_cry[4] Net - - - - 1
|
476 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C CIN In 0.000 1.776 -
|
477 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C COUT Out 0.059 1.835 -
|
478 |
|
|
symbol_scan_cntr_cry[6] Net - - - - 1
|
479 |
|
|
symbol_scan_cntr_s_0[7] CCU2C CIN In 0.000 1.835 -
|
480 |
|
|
symbol_scan_cntr_s_0[7] CCU2C S0 Out 0.607 2.442 -
|
481 |
|
|
symbol_scan_cntr_s[7] Net - - - - 1
|
482 |
|
|
symbol_scan_cntr[7] FD1P3DX D In 0.000 2.442 -
|
483 |
|
|
===========================================================================================
|
484 |
5 |
liubenoff |
|
485 |
|
|
|
486 |
|
|
Path information for path number 4:
|
487 |
6 |
liubenoff |
Requested Period: 2.305
|
488 |
|
|
- Setup time: 0.211
|
489 |
5 |
liubenoff |
+ Clock delay at ending point: 0.000 (ideal)
|
490 |
6 |
liubenoff |
= Required time: 2.094
|
491 |
5 |
liubenoff |
|
492 |
6 |
liubenoff |
- Propagation time: 2.442
|
493 |
5 |
liubenoff |
- Clock delay at starting point: 0.000 (ideal)
|
494 |
6 |
liubenoff |
= Slack (non-critical) : -0.348
|
495 |
5 |
liubenoff |
|
496 |
6 |
liubenoff |
Number of logic level(s): 4
|
497 |
|
|
Starting point: symbol_scan_cntr[0] / Q
|
498 |
|
|
Ending point: symbol_scan_cntr[5] / D
|
499 |
5 |
liubenoff |
The start point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
500 |
|
|
The end point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
501 |
|
|
|
502 |
6 |
liubenoff |
Instance / Net Pin Pin Arrival No. of
|
503 |
|
|
Name Type Name Dir Delay Time Fan Out(s)
|
504 |
|
|
-------------------------------------------------------------------------------------------
|
505 |
|
|
symbol_scan_cntr[0] FD1P3DX Q Out 0.933 0.933 -
|
506 |
|
|
symbol_scan_cntr[0] Net - - - - 15
|
507 |
|
|
symbol_scan_cntr_cry_0[0] CCU2C A1 In 0.000 0.933 -
|
508 |
|
|
symbol_scan_cntr_cry_0[0] CCU2C COUT Out 0.784 1.717 -
|
509 |
|
|
symbol_scan_cntr_cry[0] Net - - - - 1
|
510 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C CIN In 0.000 1.717 -
|
511 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C COUT Out 0.059 1.776 -
|
512 |
|
|
symbol_scan_cntr_cry[2] Net - - - - 1
|
513 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C CIN In 0.000 1.776 -
|
514 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C COUT Out 0.059 1.835 -
|
515 |
|
|
symbol_scan_cntr_cry[4] Net - - - - 1
|
516 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C CIN In 0.000 1.835 -
|
517 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C S0 Out 0.607 2.442 -
|
518 |
|
|
symbol_scan_cntr_s[5] Net - - - - 1
|
519 |
|
|
symbol_scan_cntr[5] FD1P3DX D In 0.000 2.442 -
|
520 |
|
|
===========================================================================================
|
521 |
5 |
liubenoff |
|
522 |
|
|
|
523 |
|
|
Path information for path number 5:
|
524 |
6 |
liubenoff |
Requested Period: 2.305
|
525 |
|
|
- Setup time: 0.211
|
526 |
5 |
liubenoff |
+ Clock delay at ending point: 0.000 (ideal)
|
527 |
6 |
liubenoff |
= Required time: 2.094
|
528 |
5 |
liubenoff |
|
529 |
6 |
liubenoff |
- Propagation time: 2.442
|
530 |
5 |
liubenoff |
- Clock delay at starting point: 0.000 (ideal)
|
531 |
6 |
liubenoff |
= Slack (non-critical) : -0.348
|
532 |
5 |
liubenoff |
|
533 |
6 |
liubenoff |
Number of logic level(s): 4
|
534 |
|
|
Starting point: symbol_scan_cntr[0] / Q
|
535 |
|
|
Ending point: symbol_scan_cntr[6] / D
|
536 |
5 |
liubenoff |
The start point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
537 |
|
|
The end point is clocked by DisplayDriverWrapper|clk [rising] on pin CK
|
538 |
|
|
|
539 |
6 |
liubenoff |
Instance / Net Pin Pin Arrival No. of
|
540 |
|
|
Name Type Name Dir Delay Time Fan Out(s)
|
541 |
|
|
-------------------------------------------------------------------------------------------
|
542 |
|
|
symbol_scan_cntr[0] FD1P3DX Q Out 0.933 0.933 -
|
543 |
|
|
symbol_scan_cntr[0] Net - - - - 15
|
544 |
|
|
symbol_scan_cntr_cry_0[0] CCU2C A1 In 0.000 0.933 -
|
545 |
|
|
symbol_scan_cntr_cry_0[0] CCU2C COUT Out 0.784 1.717 -
|
546 |
|
|
symbol_scan_cntr_cry[0] Net - - - - 1
|
547 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C CIN In 0.000 1.717 -
|
548 |
|
|
symbol_scan_cntr_cry_0[1] CCU2C COUT Out 0.059 1.776 -
|
549 |
|
|
symbol_scan_cntr_cry[2] Net - - - - 1
|
550 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C CIN In 0.000 1.776 -
|
551 |
|
|
symbol_scan_cntr_cry_0[3] CCU2C COUT Out 0.059 1.835 -
|
552 |
|
|
symbol_scan_cntr_cry[4] Net - - - - 1
|
553 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C CIN In 0.000 1.835 -
|
554 |
|
|
symbol_scan_cntr_cry_0[5] CCU2C S1 Out 0.607 2.442 -
|
555 |
|
|
symbol_scan_cntr_s[6] Net - - - - 1
|
556 |
|
|
symbol_scan_cntr[6] FD1P3DX D In 0.000 2.442 -
|
557 |
|
|
===========================================================================================
|
558 |
5 |
liubenoff |
|
559 |
|
|
|
560 |
|
|
|
561 |
|
|
##### END OF TIMING REPORT #####]
|
562 |
|
|
|
563 |
|
|
Constraints that could not be applied
|
564 |
|
|
None
|
565 |
|
|
|
566 |
6 |
liubenoff |
Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)
|
567 |
5 |
liubenoff |
|
568 |
|
|
|
569 |
6 |
liubenoff |
Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)
|
570 |
5 |
liubenoff |
|
571 |
|
|
---------------------------------------
|
572 |
6 |
liubenoff |
<a name=resourceUsage25></a>Resource Usage Report</a>
|
573 |
|
|
Part: lfe5um5g_45f-8
|
574 |
5 |
liubenoff |
|
575 |
6 |
liubenoff |
Register bits: 13 of 43848 (0%)
|
576 |
5 |
liubenoff |
PIC Latch: 0
|
577 |
6 |
liubenoff |
I/O cells: 19
|
578 |
5 |
liubenoff |
|
579 |
|
|
|
580 |
|
|
Details:
|
581 |
6 |
liubenoff |
CCU2C: 5
|
582 |
|
|
FD1P3DX: 8
|
583 |
|
|
FD1S3AX: 1
|
584 |
5 |
liubenoff |
FD1S3JX: 3
|
585 |
|
|
GSR: 1
|
586 |
6 |
liubenoff |
IB: 3
|
587 |
|
|
IFS1P3JX: 1
|
588 |
|
|
INV: 2
|
589 |
|
|
OB: 16
|
590 |
|
|
ORCALUT4: 4
|
591 |
5 |
liubenoff |
PUR: 1
|
592 |
6 |
liubenoff |
ROM128X1A: 14
|
593 |
|
|
VHI: 1
|
594 |
5 |
liubenoff |
VLO: 1
|
595 |
|
|
Mapper successful!
|
596 |
|
|
|
597 |
6 |
liubenoff |
At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)
|
598 |
5 |
liubenoff |
|
599 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
600 |
6 |
liubenoff |
# Tue Jan 17 01:29:40 2017
|
601 |
5 |
liubenoff |
|
602 |
|
|
###########################################################]
|
603 |
|
|
|
604 |
|
|
</pre></samp></body></html>
|