OpenCores
URL https://opencores.org/ocsvn/single_port/single_port/trunk

Subversion Repositories single_port

[/] [single_port/] [trunk/] [VHDL/] [Makefile] - Blame information for rev 15

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rpaley_yid
#
2
# Description: Top level make file for single_port test project.
3
#              make com to compile
4
#              make sim to simulate all tests
5
#              make ll_error to run this test only
6
#              make ll_main to run this test only
7
#              make mem_main to run this test only
8
#              make mem_error to run this test only
9
#              make memnoflag_main to run this test
10
#              make memnoflag_error to run this test
11
# $Author: rpaley_yid $
12
# $Date: 2003-01-14 21:48:11 $
13
# $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/single_port/VHDL/Makefile,v 1.1.1.1 2003-01-14 21:48:11 rpaley_yid Exp $
14
# $Locker:  $
15
# $Revision: 1.1.1.1 $
16
# $State: Exp $
17
 
18
# VCOM , VSIM , and WORK variables are set for Sonata simulator,
19
# Change appropriately for your simulator. Ex.for Modeltech,
20
# VCOM = vcom
21
# VSIM = vsim
22
# WORK = work
23
 
24
SHELL = /bin/sh
25
VCOM = vhdlp
26
VCOMOPT = -s
27
VSIM = vhdle
28
VSIMOPT =
29
WORK = work.sym
30
## Need to figure out how to put Bourne shell stuff in Makefile
31
## will do so to generate log files in
32
## LOGDIR = ../LOG/
33
## For now, log files are in VHDL directory.
34
 
35
 
36
# List of main compiled objects, does not include configurations,
37
# which are included in the tb_single_port.vhd file.
38
# These targets are for the Sonata simulator, adjust accordingly for
39
# your simulator.
40
 
41
SINGLE_PORT_PKG_OBJ = $(WORK)/single_port_pkg/prim.var
42
LINKED_LIST_MEM_OBJ = $(WORK)/linked_list_mem_pkg/prim.var
43
PKG_IMAGE_OBJ = $(WORK)/pkg_image/prim.var
44
SINGLE_PORT_OBJ = $(WORK)/single_port/prim.var
45
TC_SINGLE_PORT_OBJ = $(WORK)/tc_single_port/prim.var
46
TB_SINGLE_PORT_OBJ = $(WORK)/tb_single_port/prim.var
47
LL_ERROR_DEP = $(WORK)/ll_error_cfg/prim.var
48
LL_MAIN_DEP = $(WORK)/ll_main_cfg/prim.var
49
MEM_MAIN_DEP = $(WORK)/mem_main_cfg/prim.var
50
MEM_ERROR_DEP = $(WORK)/mem_error_cfg/prim.var
51
MEMNOFLAG_MAIN_DEP = $(WORK)/memnoflag_main_cfg/prim.var
52
MEMNOFLAG_ERROR_DEP = $(WORK)/memnoflag_error_cfg/prim.var
53
 
54
LL_ERROR = $(LOGDIR)ll_error.log
55
LL_MAIN = ll_main.log
56
MEM_MAIN = mem_main.log
57
MEM_ERROR = mem_error.log
58
MEMNOFLAG_MAIN = memnoflag_main.log
59
MEMNOFLAG_ERROR = memnoflag_error.log
60
 
61
OBJS =  $(SINGLE_PORT_PKG_OBJ) \
62
        $(LINKED_LIST_MEM_OBJ) \
63
        $(PKG_IMAGE_OBJ) \
64
        $(SINGLE_PORT_OBJ) \
65
        $(TC_SINGLE_PORT_OBJ) \
66
        $(TB_SINGLE_PORT_OBJ)
67
 
68
SIMOBJS = $(LL_ERROR) \
69
        $(LL_MAIN) \
70
        $(MEM_MAIN) \
71
        $(MEM_ERROR) \
72
        $(MEMNOFLAG_MAIN) \
73
        $(MEMNOFLAG_ERROR)
74
 
75
# Compile the project
76
com:    $(OBJS)
77
 
78
# Clean the library
79
clean:: $(WORK)
80
 
81
# Simulate all tests
82
sim:    $(SIMOBJS)
83
 
84
## Run only ll_error test
85
ll_error: $(LL_ERROR)
86
 
87
# Run onle ll_main test
88
ll_main: $(LL_MAIN)
89
 
90
# Run only mem_main test
91
mem_main: $(MEM_MAIN)
92
 
93
# Run only mem_error test
94
mem_error: $(MEM_ERROR)
95
 
96
# Run only memnoflag_main test
97
memnoflag_main: $(MEMNOFLAG_MAIN)
98
 
99
# Run only memnoflag_error test
100
memnoflag_error: $(MEMNOFLAG_ERROR)
101
 
102
# Target dependency rules to run tests
103
$(LL_ERROR) : $(LL_ERROR_DEP)
104
        $(VSIM) $(VSIMOPT) ll_error_cfg | tee $@
105
 
106
$(LL_MAIN) : $(LL_MAIN_DEP)
107
        $(VSIM) $(VSIMOPT) ll_main_cfg | tee $@
108
 
109
$(MEM_MAIN) : $(MEM_MAIN_DEP)
110
        $(VSIM) $(VSIMOPT) mem_main_cfg | tee $@
111
 
112
$(MEM_ERROR) : $(MEM_ERROR_DEP)
113
        $(VSIM) $(VSIMOPT) mem_error_cfg | tee $@
114
 
115
$(MEMNOFLAG_MAIN) : $(MEMNOFLAG_MAIN_DEP)
116
        $(VSIM) $(VSIMOPT) memnoflag_main_cfg | tee $@
117
 
118
$(MEMNOFLAG_ERROR) : $(MEMNOFLAG_ERROR_DEP)
119
        $(VSIM) $(VSIMOPT) memnoflag_error_cfg | tee $@
120
 
121
# Target dependency rules to compile tests
122
 
123
$(SINGLE_PORT_PKG_OBJ) : single_port_pkg.vhd
124
        $(VCOM) $(VCOMOPT) $<
125
 
126
$(LINKED_LIST_MEM_OBJ) : linked_list_mem_pkg.vhd \
127
                                $(SINGLE_PORT_PKG_OBJ)
128
        $(VCOM) $(VCOMOPT) $<
129
 
130
$(PKG_IMAGE_OBJ) : pkg_image.vhd
131
        $(VCOM) $(VCOMOPT) $<
132
 
133
$(SINGLE_PORT_OBJ) : single_port.vhd \
134
                        $(SINGLE_PORT_PKG_OBJ) \
135
                        $(LINKED_LIST_MEM_OBJ)
136
        $(VCOM) $(VCOMOPT) $<
137
 
138
$(TC_SINGLE_PORT_OBJ) : tc_single_port.vhd \
139
                        $(SINGLE_PORT_PKG_OBJ) \
140
                        $(PKG_IMAGE_OBJ) \
141
                        $(SINGLE_PORT_OBJ)
142
        $(VCOM) $(VCOMOPT) $<
143
 
144
$(TB_SINGLE_PORT_OBJ) : tb_single_port.vhd \
145
                        $(SINGLE_PORT_PKG_OBJ) \
146
                        $(LINKED_LIST_MEM_OBJ) \
147
                        $(SINGLE_PORT_OBJ) \
148
                        $(TC_SINGLE_PORT_OBJ)
149
        $(VCOM) $(VCOMOPT) $<
150
 
151
$(WORK) ::
152
        rm -rf $(WORK)/*
153
 
154
 
155
####################################################################
156
# $Log: not supported by cvs2svn $
157
# Revision 1.1  2002/12/31 19:21:59  Default
158
# Initial revision
159
#
160
#
161
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.