OpenCores
URL https://opencores.org/ocsvn/single_port/single_port/trunk

Subversion Repositories single_port

[/] [single_port/] [trunk/] [images/] [tbschematic.fig] - Blame information for rev 17

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 mgeng
#FIG 3.2  Produced by xfig version 3.2.5-alpha5
2
Landscape
3
Center
4
Metric
5
A4
6
100.00
7
Single
8
-2
9
1200 2
10
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
11
        1 1 1.00 60.00 120.00
12
         8325 540 6300 540
13
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
14
        1 1 1.00 60.00 120.00
15
         6300 225 8325 225
16
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
17
        1 1 1.00 60.00 120.00
18
         6300 855 8325 855
19
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
20
        1 1 1.00 60.00 120.00
21
         6300 1170 8325 1170
22
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
23
        1 1 1.00 60.00 120.00
24
         6300 1485 8325 1485
25
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
26
        1 1 1.00 60.00 120.00
27
         6300 1800 8325 1800
28
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
29
        1 1 1.00 60.00 120.00
30
         6300 2115 8325 2115
31
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
32
         5490 450 6030 450 6030 2925 5490 2925 5490 450
33
2 2 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
34
         3375 0 6300 0 6300 3375 3375 3375 3375 0
35
2 2 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
36
         8325 0 10125 0 10125 2340 8325 2340 8325 0
37
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
38
        1 1 1.00 60.00 120.00
39
         3375 270 2025 270
40
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
41
        1 1 1.00 60.00 120.00
42
         2025 855 3375 855
43
2 2 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
44
 
45
4 1 0 50 -1 0 16 1.5708 4 255 2070 5805 1710 single_port_server\001
46
4 0 0 50 -1 1 16 0.0000 4 195 465 3645 1440 Test\001
47
4 0 0 50 -1 1 16 0.0000 4 195 945 3645 1755 Harness\001
48
4 0 0 50 -1 1 16 0.0000 4 270 1575 3645 2070 tb_single_port\001
49
4 0 0 50 -1 0 16 0.0000 4 195 600 3600 405 Arch\001
50
4 0 0 50 -1 0 16 0.0000 4 255 1455 8505 1350 (single_port)\001
51
4 0 0 50 -1 0 16 0.0000 4 195 570 8505 945 DUT\001
52
4 1 0 50 -1 0 16 0.0000 4 195 135 7290 495 q\001
53
4 1 0 50 -1 0 16 0.0000 4 195 135 7290 180 d\001
54
4 1 0 50 -1 0 16 0.0000 4 135 120 7290 810 a\001
55
4 1 0 50 -1 0 16 0.0000 4 135 390 7290 1125 nce\001
56
4 1 0 50 -1 0 16 0.0000 4 135 450 7290 1440 nwe\001
57
4 1 0 50 -1 0 16 0.0000 4 135 405 7290 1755 noe\001
58
4 1 0 50 -1 0 16 0.0000 4 255 1485 7290 2070 dealloc_mem\001
59
4 1 0 50 -1 0 16 0.0000 4 255 900 2700 180 frm_srv\001
60
4 1 0 50 -1 0 16 0.0000 4 225 705 2700 765 to_srv\001
61
4 0 0 50 -1 0 16 0.0000 4 255 1590 225 765 tc_single_port\001
62
4 0 0 50 -1 0 16 0.0000 4 195 960 225 450 Testcase\001

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.