OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Makefile] - Blame information for rev 112

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jt_eaton
SHELL=/bin/sh
2
MAKE=make
3
CUR_DIR=$(shell pwd)
4 56 jt_eaton
home=$(CUR_DIR)
5 6 jt_eaton
design=socgen
6 100 jt_eaton
project=fpgas
7 6 jt_eaton
 
8
 
9
 
10 57 jt_eaton
 
11 101 jt_eaton
 
12
 
13
.PHONY all: clean
14
all:
15
        (\
16 103 jt_eaton
        ${home}/tools/sys/workspace fpgas;\
17 101 jt_eaton
        ${home}/tools/sys/workspace fpga_or1200;\
18 103 jt_eaton
        ${home}/tools/sys/workspace fpga_mrisc;\
19 101 jt_eaton
        ${home}/tools/sys/workspace logic;\
20 102 jt_eaton
        ${home}/tools/sys/workspace io;\
21
        ${home}/tools/sys/workspace Mos6502;\
22 101 jt_eaton
        ${home}/tools/sys/workspace or1k;\
23
        ${home}/tools/sys/workspace wishbone;\
24
        ${home}/tools/sys/workspace xfer;\
25 106 jt_eaton
        ${home}/tools/sys/workspace orp_soc;\
26 103 jt_eaton
        ${home}/tools/sys/workspace pic_micro;\
27 101 jt_eaton
         )
28
 
29
 
30
 
31
 
32 100 jt_eaton
.PHONY cmp:
33
cmp:
34
        (\
35
        rm -f -r tools_cmp/*  ;\
36
        mkdir    tools_cmp  ;\
37
        chdir    tools_cmp  ;\
38
        lndir    ../tools  .   ;\
39 106 jt_eaton
        cd ${home}/tools_cmp/or32-elf;\
40
        ${MAKE} ;\
41
        cd ${home}/tools_cmp/utils;\
42
        ${MAKE} ;\
43 100 jt_eaton
         )
44 57 jt_eaton
 
45 100 jt_eaton
 
46
 
47
 
48
 
49
.PHONY clean:
50
clean:
51 10 jt_eaton
        (\
52 83 jt_eaton
        rm -f -r work/*  ;\
53
        find . | grep "~" | xargs rm -f  $1 ;\
54 56 jt_eaton
         )
55 6 jt_eaton
 
56
 
57 100 jt_eaton
 
58
 
59
.PHONY workspace:
60
workspace:
61
        (\
62
        ${home}/tools/sys/workspace $(project)  ;\
63
         )
64
 
65
 
66
 
67
 
68
 
69
 
70 57 jt_eaton
.PHONY build_hw:
71
build_hw:
72 99 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
73 90 jt_eaton
        echo "###############################################"; \
74
        echo; \
75
        echo "Building HW: $$PROJECT ####"; echo; \
76
        ${home}/tools/sys/soc_builder $$PROJECT ;\
77
        done; \
78 6 jt_eaton
 
79 57 jt_eaton
 
80
 
81
 
82 106 jt_eaton
.PHONY build_obj:
83
build_obj:
84
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
85
        echo "################################################"; \
86
        echo "build_obj: $$PROJECT ####"; echo; \
87
        cd ${home}/work/$$PROJECT/bin;\
88
        ${MAKE} group_build_obj;\
89
        done; \
90
 
91
 
92 6 jt_eaton
.PHONY build_sw:
93 100 jt_eaton
build_sw:
94 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
95 6 jt_eaton
        echo "################################################"; \
96
        echo "build_sw: $$PROJECT ####"; echo; \
97 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
98 6 jt_eaton
        ${MAKE} group_build_sw;\
99
        done; \
100
 
101
.PHONY run_sims:
102 96 jt_eaton
run_sims:
103 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
104 6 jt_eaton
        echo "################################################"; \
105
        echo "run_sims: $$PROJECT ####"; echo; \
106 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
107 6 jt_eaton
        ${MAKE} group_run_sims;\
108
        done; \
109
 
110 112 jt_eaton
 
111
.PHONY run_coverage:
112
run_coverage:
113
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
114
        echo "################################################"; \
115
        echo "run_sims: $$PROJECT ####"; echo; \
116
        cd ${home}/work/$$PROJECT/bin;\
117
        ${MAKE} group_run_coverage;\
118
        done; \
119
 
120
 
121
 
122
 
123
 
124 6 jt_eaton
.PHONY build_fpgas:
125
build_fpgas:
126 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
127 6 jt_eaton
        echo "################################################"; \
128
        echo "build_fpgas: $$PROJECT ####"; echo; \
129 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
130 6 jt_eaton
        ${MAKE} group_build_fpgas;\
131
        done; \
132
 
133 49 jt_eaton
 
134
 
135
 
136
 
137 6 jt_eaton
.PHONY check_sims:
138 49 jt_eaton
check_sims:
139
        @for COMP in `ls $(CUR_DIR)/work`; do \
140 54 jt_eaton
        echo "*******************************************************************************************";\
141 49 jt_eaton
        echo " number of $$COMP sims run";\
142 97 jt_eaton
        find ./work/$$COMP  | grep test_define | grep -v target | grep -v children| grep -v cov | wc -l;\
143 6 jt_eaton
        echo " number of sims that finished";\
144 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep PASSED $1    | wc -l ;\
145 6 jt_eaton
        echo " number of warnings";\
146 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep WARNING $1   | wc -l ;\
147 6 jt_eaton
        echo " number of errors";\
148 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep ERROR $1     | wc -l ;\
149 100 jt_eaton
        echo " Elaboration Errors";\
150
        find ./work/$$COMP  | grep _elab.log | xargs cat $1  ;\
151 49 jt_eaton
        echo " Code Coverage";\
152 19 jt_eaton
        echo " number of warnings";\
153 54 jt_eaton
        find ./work/$$COMP  | grep _cov.log | xargs grep WARNING $1  ;\
154 19 jt_eaton
        echo " number of errors";\
155 54 jt_eaton
        find ./work/$$COMP  | grep _cov.log | xargs grep ERROR $1    ;\
156 83 jt_eaton
        echo " Lint Coverage";\
157
        echo " number of errors";\
158
        find ./work/$$COMP  | grep lint.log | xargs grep Error $1  ;\
159
        done;
160 6 jt_eaton
 
161
 
162 83 jt_eaton
 
163
 
164 6 jt_eaton
.PHONY check_fpgas:
165
check_fpgas:
166
        (\
167 56 jt_eaton
        cd ${home}/work  ;\
168 6 jt_eaton
        echo " number of fpgas";\
169 90 jt_eaton
        find . | grep filelist.syn |grep -v "xst/filelist.syn" |  wc -l   ;\
170 6 jt_eaton
        echo " number that finished";\
171 54 jt_eaton
        find . | grep Board_Design_jtag.bit | wc -l ;\
172 6 jt_eaton
         )
173
 
174
 
175
 
176
 
177
 
178
 
179
 
180
 
181
 
182
 
183
 
184
 
185
 
186
 
187
 
188
 
189
 
190
 
191
 
192
 
193
 
194
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.