OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Makefile] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jt_eaton 
SHELL=/bin/sh
2 
MAKE=make
3 
CUR_DIR=$(shell pwd)
4 56 jt_eaton 
home=$(CUR_DIR)
5 6 jt_eaton 
design=socgen
6 100 jt_eaton 
project=fpgas
7 117 jt_eaton 
vendor=opencores.org
8 6 jt_eaton 
 
9 
 
10 131 jt_eaton 
 
11 
 
12 
 
13 
.PHONY all: clean dock
14 101 jt_eaton 
all:
15 
        (\
16 131 jt_eaton 
        ${home}/tools/sys/workspace  opencores.org  fpgas;\
17 
        ${home}/tools/sys/workspace  opencores.org  logic;\
18 
        ${home}/tools/sys/workspace  opencores.org  adv_debug_sys;\
19 
        ${home}/tools/sys/workspace  opencores.org  io;\
20 
        ${home}/tools/sys/workspace  opencores.org  Mos6502;\
21 
        ${home}/tools/sys/workspace  opencores.org  wishbone;\
22 
        ${home}/tools/sys/workspace  opencores.org  cde;\
23 101 jt_eaton 
         )
24 
 
25 131 jt_eaton 
 
26 133 jt_eaton 
.PHONY workspace: clean
27 
workspace:
28 
        (\
29 
        ${home}/tools/sys/workspace  opencores.org  fpgas;\
30 
        ${home}/tools/sys/workspace  opencores.org  logic;\
31 
        ${home}/tools/sys/workspace  opencores.org  adv_debug_sys;\
32 
        ${home}/tools/sys/workspace  opencores.org  io;\
33 
        ${home}/tools/sys/workspace  opencores.org  Mos6502;\
34 
        ${home}/tools/sys/workspace  opencores.org  wishbone;\
35 
        ${home}/tools/sys/workspace  opencores.org  cde;\
36 
         )
37 
 
38 
 
39 131 jt_eaton 
.PHONY dock:
40 
dock:
41 
        (\
42 
        ${home}/tools/documentation/create_lib_doc   opencores.org  cde            ;\
43 
        ${home}/tools/documentation/create_lib_doc   opencores.org  adv_debug_sys  ;\
44 
        ${home}/tools/documentation/create_lib_doc   opencores.org  logic          ;\
45 
        ${home}/tools/documentation/create_lib_doc   opencores.org  io             ;\
46 
        ${home}/tools/documentation/create_lib_doc   opencores.org  Mos6502        ;\
47 
        ${home}/tools/documentation/create_lib_doc   opencores.org  Testbench      ;\
48 
        ${home}/tools/documentation/create_lib_doc   opencores.org  wishbone       ;\
49 
        ${home}/tools/documentation/create_lib_doc   opencores.org  fpgas          ;\
50 
         )
51 
 
52 
 
53 
 
54 
 
55 
 
56 
 
57 
 
58 
 
59 100 jt_eaton 
.PHONY clean:
60 
clean:
61 10 jt_eaton 
        (\
62 131 jt_eaton 
        ./tools/yp/clean ;\
63 119 jt_eaton 
        rm -f -r doc/geda/*  ;\
64 133 jt_eaton 
        rm -f -r dbs/*  ;\
65 
        rm -f -r IO_ports  ;\
66 83 jt_eaton 
        find . | grep "~" | xargs rm -f  $1 ;\
67 56 jt_eaton 
         )
68 6 jt_eaton 
 
69 
 
70 100 jt_eaton 
 
71 
 
72 117 jt_eaton 
.PHONY index:
73 
index:
74 
        (\
75 131 jt_eaton 
        ${home}/tools/busdefs/create_busdefs ;\
76 117 jt_eaton 
         )
77 
 
78 
 
79 57 jt_eaton 
.PHONY build_hw:
80 
build_hw:
81 131 jt_eaton 
        (\
82 133 jt_eaton 
        ${home}/tools/sys/build_elab_master  ;\
83 131 jt_eaton 
        ${home}/tools/sys/build_hw_master  ;\
84 
        )
85 6 jt_eaton 
 
86 131 jt_eaton 
.PHONY build_sw:
87 
build_sw:
88 
        (\
89 
        ${home}/tools/sys/build_sw_master  ;\
90 
        )
91 57 jt_eaton 
 
92 
 
93 131 jt_eaton 
.PHONY run_sims:
94 96 jt_eaton 
run_sims:
95 131 jt_eaton 
        (\
96 
        ${home}/tools/simulation/build_sim_master  ;\
97 
         )
98 6 jt_eaton 
 
99 
.PHONY build_fpgas:
100 
build_fpgas:
101 131 jt_eaton 
        (\
102 
        ${home}/tools/synthesys/build_fpga_master  ;\
103 
         )
104 6 jt_eaton 
 
105 49 jt_eaton 
 
106 6 jt_eaton 
.PHONY check_sims:
107 49 jt_eaton 
check_sims:
108 
        @for COMP in `ls $(CUR_DIR)/work`; do \
109 54 jt_eaton 
        echo "*******************************************************************************************";\
110 49 jt_eaton 
        echo " number of $$COMP sims run";\
111 97 jt_eaton 
        find ./work/$$COMP  | grep test_define | grep -v target | grep -v children| grep -v cov | wc -l;\
112 6 jt_eaton 
        echo " number of sims that finished";\
113 130 jt_eaton 
        find ./work/$$COMP  | grep _sim.log | xargs grep PASSED $1    | wc -l    ;\
114 6 jt_eaton 
        echo " number of warnings";\
115 54 jt_eaton 
        find ./work/$$COMP  | grep _sim.log | xargs grep WARNING $1   | wc -l ;\
116 6 jt_eaton 
        echo " number of errors";\
117 54 jt_eaton 
        find ./work/$$COMP  | grep _sim.log | xargs grep ERROR $1     | wc -l ;\
118 100 jt_eaton 
        echo " Elaboration Errors";\
119 
        find ./work/$$COMP  | grep _elab.log | xargs cat $1  ;\
120 49 jt_eaton 
        echo " Code Coverage";\
121 19 jt_eaton 
        echo " number of warnings";\
122 54 jt_eaton 
        find ./work/$$COMP  | grep _cov.log | xargs grep WARNING $1  ;\
123 19 jt_eaton 
        echo " number of errors";\
124 54 jt_eaton 
        find ./work/$$COMP  | grep _cov.log | xargs grep ERROR $1    ;\
125 83 jt_eaton 
        echo " Lint Coverage";\
126 
        echo " number of errors";\
127 
        find ./work/$$COMP  | grep lint.log | xargs grep Error $1  ;\
128 125 jt_eaton 
        done;\
129 6 jt_eaton 
 
130 
 
131 83 jt_eaton 
 
132 
 
133 6 jt_eaton 
.PHONY check_fpgas:
134 
check_fpgas:
135 
        (\
136 56 jt_eaton 
        cd ${home}/work  ;\
137 6 jt_eaton 
        echo " number of fpgas";\
138 128 jt_eaton 
        find . | grep syn/ise |grep Yst |  wc -l   ;\
139 6 jt_eaton 
        echo " number that finished";\
140 54 jt_eaton 
        find . | grep Board_Design_jtag.bit | wc -l ;\
141 6 jt_eaton 
         )
142 
 
143 
 
144 
 
145 
 
146 
 
147 
 
148 
 
149 
 
150 
 
151 
 
152 
 
153 
 
154 
 
155 
 
156 
 
157 
 
158 
 
159 
 
160 
 
161 
 
162 
 
163 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.