OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Makefile] - Blame information for rev 83

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jt_eaton
SHELL=/bin/sh
2
MAKE=make
3
CUR_DIR=$(shell pwd)
4 56 jt_eaton
home=$(CUR_DIR)
5 6 jt_eaton
design=socgen
6
 
7
 
8 82 jt_eaton
all: run_sims build_fpgas check_fpgas
9 6 jt_eaton
 
10 57 jt_eaton
 
11
 
12 56 jt_eaton
.PHONY build_soc:
13
build_soc:
14 10 jt_eaton
        (\
15 83 jt_eaton
        rm -f -r work/*  ;\
16
        find . | grep "~" | xargs rm -f  $1 ;\
17 57 jt_eaton
        ${home}/tools/bin/soc_link   ;\
18 56 jt_eaton
         )
19 6 jt_eaton
 
20
 
21 57 jt_eaton
.PHONY build_hw:
22
build_hw:
23
        (\
24
        ${home}/tools/bin/soc_builder;\
25
         )
26 6 jt_eaton
 
27 57 jt_eaton
 
28
 
29
 
30 6 jt_eaton
.PHONY build_sw:
31 57 jt_eaton
build_sw: build_hw
32 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
33 6 jt_eaton
        echo "################################################"; \
34
        echo "build_sw: $$PROJECT ####"; echo; \
35 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
36 6 jt_eaton
        ${MAKE} group_build_sw;\
37
        done; \
38
 
39
.PHONY run_sims:
40
run_sims: build_sw
41 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
42 6 jt_eaton
        echo "################################################"; \
43
        echo "run_sims: $$PROJECT ####"; echo; \
44 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
45 6 jt_eaton
        ${MAKE} group_run_sims;\
46
        done; \
47
 
48
.PHONY build_fpgas:
49
build_fpgas:
50 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
51 6 jt_eaton
        echo "################################################"; \
52
        echo "build_fpgas: $$PROJECT ####"; echo; \
53 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
54 6 jt_eaton
        ${MAKE} group_build_fpgas;\
55
        done; \
56
 
57 49 jt_eaton
 
58
 
59
 
60
 
61 6 jt_eaton
.PHONY check_sims:
62 49 jt_eaton
check_sims:
63
        @for COMP in `ls $(CUR_DIR)/work`; do \
64 54 jt_eaton
        echo "*******************************************************************************************";\
65 49 jt_eaton
        echo " number of $$COMP sims run";\
66 54 jt_eaton
        find ./work/$$COMP  | grep dut| grep -v children| grep -v cov | wc -l;\
67 6 jt_eaton
        echo " number of sims that finished";\
68 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep PASSED $1    | wc -l ;\
69 6 jt_eaton
        echo " number of warnings";\
70 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep WARNING $1   | wc -l ;\
71 6 jt_eaton
        echo " number of errors";\
72 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep ERROR $1     | wc -l ;\
73 49 jt_eaton
        echo " Code Coverage";\
74 19 jt_eaton
        echo " number of warnings";\
75 54 jt_eaton
        find ./work/$$COMP  | grep _cov.log | xargs grep WARNING $1  ;\
76 19 jt_eaton
        echo " number of errors";\
77 54 jt_eaton
        find ./work/$$COMP  | grep _cov.log | xargs grep ERROR $1    ;\
78 83 jt_eaton
        echo " Lint Coverage";\
79
        echo " number of errors";\
80
        find ./work/$$COMP  | grep lint.log | xargs grep Error $1  ;\
81
        done;
82 6 jt_eaton
 
83
 
84 83 jt_eaton
 
85
 
86 6 jt_eaton
.PHONY check_fpgas:
87
check_fpgas:
88
        (\
89 56 jt_eaton
        cd ${home}/work  ;\
90 6 jt_eaton
        echo " number of fpgas";\
91 54 jt_eaton
        find . | grep def_file | grep -v children | grep -v .svn | wc -l   ;\
92 6 jt_eaton
        echo " number that finished";\
93 54 jt_eaton
        find . | grep Board_Design_jtag.bit | wc -l ;\
94 6 jt_eaton
         )
95
 
96
 
97
 
98
 
99
 
100
 
101
 
102
 
103
 
104
 
105
 
106
 
107
 
108
 
109
 
110
 
111
 
112
 
113
 
114
 
115
 
116
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.