OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Makefile] - Blame information for rev 93

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jt_eaton
SHELL=/bin/sh
2
MAKE=make
3
CUR_DIR=$(shell pwd)
4 56 jt_eaton
home=$(CUR_DIR)
5 6 jt_eaton
design=socgen
6
 
7
 
8 82 jt_eaton
all: run_sims build_fpgas check_fpgas
9 6 jt_eaton
 
10 57 jt_eaton
 
11
 
12 56 jt_eaton
.PHONY build_soc:
13
build_soc:
14 10 jt_eaton
        (\
15 83 jt_eaton
        rm -f -r work/*  ;\
16
        find . | grep "~" | xargs rm -f  $1 ;\
17 90 jt_eaton
        ${home}/tools/sys/soc_link   ;\
18 56 jt_eaton
         )
19 6 jt_eaton
 
20
 
21 57 jt_eaton
.PHONY build_hw:
22
build_hw:
23 90 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/projects`; do \
24
        echo "###############################################"; \
25
        echo; \
26
        echo "Building HW: $$PROJECT ####"; echo; \
27
        ${home}/tools/sys/soc_builder $$PROJECT ;\
28
        done; \
29 6 jt_eaton
 
30 57 jt_eaton
 
31
 
32
 
33 6 jt_eaton
.PHONY build_sw:
34 57 jt_eaton
build_sw: build_hw
35 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
36 6 jt_eaton
        echo "################################################"; \
37
        echo "build_sw: $$PROJECT ####"; echo; \
38 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
39 6 jt_eaton
        ${MAKE} group_build_sw;\
40
        done; \
41
 
42
.PHONY run_sims:
43
run_sims: build_sw
44 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
45 6 jt_eaton
        echo "################################################"; \
46
        echo "run_sims: $$PROJECT ####"; echo; \
47 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
48 6 jt_eaton
        ${MAKE} group_run_sims;\
49
        done; \
50
 
51
.PHONY build_fpgas:
52
build_fpgas:
53 49 jt_eaton
        @for PROJECT in `ls $(CUR_DIR)/work`; do \
54 6 jt_eaton
        echo "################################################"; \
55
        echo "build_fpgas: $$PROJECT ####"; echo; \
56 56 jt_eaton
        cd ${home}/work/$$PROJECT/bin;\
57 6 jt_eaton
        ${MAKE} group_build_fpgas;\
58
        done; \
59
 
60 49 jt_eaton
 
61
 
62
 
63
 
64 6 jt_eaton
.PHONY check_sims:
65 49 jt_eaton
check_sims:
66
        @for COMP in `ls $(CUR_DIR)/work`; do \
67 54 jt_eaton
        echo "*******************************************************************************************";\
68 49 jt_eaton
        echo " number of $$COMP sims run";\
69 54 jt_eaton
        find ./work/$$COMP  | grep dut| grep -v children| grep -v cov | wc -l;\
70 6 jt_eaton
        echo " number of sims that finished";\
71 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep PASSED $1    | wc -l ;\
72 6 jt_eaton
        echo " number of warnings";\
73 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep WARNING $1   | wc -l ;\
74 6 jt_eaton
        echo " number of errors";\
75 54 jt_eaton
        find ./work/$$COMP  | grep _sim.log | xargs grep ERROR $1     | wc -l ;\
76 49 jt_eaton
        echo " Code Coverage";\
77 19 jt_eaton
        echo " number of warnings";\
78 54 jt_eaton
        find ./work/$$COMP  | grep _cov.log | xargs grep WARNING $1  ;\
79 19 jt_eaton
        echo " number of errors";\
80 54 jt_eaton
        find ./work/$$COMP  | grep _cov.log | xargs grep ERROR $1    ;\
81 83 jt_eaton
        echo " Lint Coverage";\
82
        echo " number of errors";\
83
        find ./work/$$COMP  | grep lint.log | xargs grep Error $1  ;\
84
        done;
85 6 jt_eaton
 
86
 
87 83 jt_eaton
 
88
 
89 6 jt_eaton
.PHONY check_fpgas:
90
check_fpgas:
91
        (\
92 56 jt_eaton
        cd ${home}/work  ;\
93 6 jt_eaton
        echo " number of fpgas";\
94 90 jt_eaton
        find . | grep filelist.syn |grep -v "xst/filelist.syn" |  wc -l   ;\
95 6 jt_eaton
        echo " number that finished";\
96 54 jt_eaton
        find . | grep Board_Design_jtag.bit | wc -l ;\
97 6 jt_eaton
         )
98
 
99
 
100
 
101
 
102
 
103
 
104
 
105
 
106
 
107
 
108
 
109
 
110
 
111
 
112
 
113
 
114
 
115
 
116
 
117
 
118
 
119
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.