URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [clock/] [rtl/] [xml/] [cde_clock_sys.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
digilentinc.com
Nexys2
clock
sys  default
 
 
 

 
 
 
 
 
 
 
 
   
      fs-syn
 
      
        dest_dir
        ../verilog/syn/
        verilogSource
        libraryDir
      
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
 
   
 
 

 
 
 
 
 
 
 

       
 
              
              syn:*Synthesis:*
 
              Verilog
              
                     
                            fs-syn
                     
              
 
      
 
 
 
 

 
 
 
 
 
 
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`digilentinc.com`
38			`Nexys2`
39			`clock`
40			`sys default`
41
42
43
44
45
46
47
48
49
50
51
52
53
54			`fs-syn`
55
56
57			`dest_dir`
58			`../verilog/syn/`
59			`verilogSource`
60			`libraryDir`
61
62
63
64
65			`../verilog/copyright.v`
66			`verilogSourceinclude`
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85			`syn:Synthesis:`
86
87			`Verilog`
88
89
90			`fs-syn`
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [clock/] [rtl/] [xml/] [cde_clock_sys.xml] - Blame information for rev 131