URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [sram/] [rtl/] [verilog/] [lint/] [sram_def.v] - Blame information for rev 134

Details | Compare with Previous | View Log


 module
  cde_sram_def
    #( parameter
      ADDR=10,
      WIDTH=8,
      WORDS=1024,
      WRITETHRU=0,
      INIT_FILE="NONE",
      INSTANCE_NAME="U1")
     (
 input   wire                 clk,
 input   wire                 cs,
 input   wire                 rd,
 input   wire                 wr,
 input   wire    [ ADDR-1 :  0]        addr,
 input   wire    [ WIDTH-1 :  0]        wdata,
 output   reg    [ WIDTH-1 :  0]        rdata);
  // Simple loop back for linting and code coverage
  always@(posedge clk)
        if( rd && cs ) rdata             <= wdata;
        else           rdata             <= {WIDTH{1'b1}};
  endmodule

Line No.	Rev	Author	Line
1	131	jt_eaton	`module`
2			`cde_sram_def`
3			`#( parameter`
4			`ADDR=10,`
5			`WIDTH=8,`
6			`WORDS=1024,`
7			`WRITETHRU=0,`
8			`INIT_FILE="NONE",`
9			`INSTANCE_NAME="U1")`
10			`(`
11			`input wire clk,`
12			`input wire cs,`
13			`input wire rd,`
14			`input wire wr,`
15			`input wire [ ADDR-1 : 0] addr,`
16			`input wire [ WIDTH-1 : 0] wdata,`
17			`output reg [ WIDTH-1 : 0] rdata);`
18			`// Simple loop back for linting and code coverage`
19			`always@(posedge clk)`
20			`if( rd && cs ) rdata <= wdata;`
21	134	jt_eaton	`else rdata <= {WIDTH{1'b1}};`
22	131	jt_eaton	`endmodule`

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [sram/] [rtl/] [verilog/] [lint/] [sram_def.v] - Blame information for rev 134