OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [sram/] [rtl/] [xml/] [sram_def.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://digilentinc.com"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
digilentinc.com
13
Nexys2
14
sram
15
def  default
16
 
17
18
 
19
 
20
 
21
 
22
23
 
24
 
25
 
26
27
 
28
 
29
 
30
 
31
   
32
      fs-sim
33
 
34
 
35
 
36
       
37
        dest_dir../verilog/
38
        verilogSourcelibraryDir
39
      
40
 
41
 
42
 
43
  
44
 
45
 
46
   
47
      fs-syn
48
 
49
 
50
 
51
       
52
        dest_dir../verilog/
53
        verilogSourcelibraryDir
54
      
55
 
56
 
57
 
58
 
59
   
60
 
61
 
62
 
63
   
64
      fs-lint
65
 
66
 
67
       
68
        dest_dir../verilog/lint/
69
        verilogSourcelibraryDir
70
      
71
 
72
 
73
 
74
 
75
   
76
 
77
 
78
 
79
 
80
 
81
82
 
83
 
84
 
85
 
86
 
87
 
88
89
       
90
 
91
              
92
              sim:*Simulation:*
93
              Verilog
94
              
95
                     
96
                            fs-sim
97
                     
98
              
99
 
100
              
101
              syn:*Synthesis:*
102
              Verilog
103
              
104
                     
105
                            fs-syn
106
                     
107
              
108
 
109
 
110
              
111
              lintlint
112
              Verilog
113
              
114
                     
115
                            fs-lint
116
                     
117
              
118
 
119
 
120
 
121
 
122
 
123
 
124
 
125
 
126
      
127
 
128
 
129
 
130
131
ADDR10
132
WIDTH8
133
WORDS1024
134
WRITETHRU0
135
DEFAULT{WIDTH{1'b1}}
136
137
 
138
139
 
140
clk
141
wire
142
in
143
144
 
145
cs
146
wire
147
in
148
149
 
150
wr
151
wire
152
in
153
154
 
155
rd
156
wire
157
in
158
159
 
160
 
161
addr
162
wire
163
in
164
ADDR-10
165
166
 
167
 
168
wdata
169
wire
170
in
171
WIDTH-10
172
173
 
174
rdata
175
reg
176
out
177
WIDTH-10
178
179
 
180
 
181
 
182
183
 
184
185
 
186
 
187
 
188
 
189
 
190
 
191
 
192
 
193
 
194
 
195
 
196

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.