OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [doc/] [sch/] [cpu_def.sch] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
v 20100214 1
2
C 1500 300 1 0 0 in_port_vector.sym
3
{
4
T 1500 300 5 10 1 1 0 6 1 1
5
refdes=vec_int[7:0]
6
}
7
C 1500 700 1 0 0 in_port_vector.sym
8
{
9
T 1500 700 5 10 1 1 0 6 1 1
10
refdes=rdata[15:0]
11
}
12
C 1500 1100 1 0 0 in_port_vector.sym
13
{
14
T 1500 1100 5 10 1 1 0 6 1 1
15
refdes=pg0_data[7:0]
16
}
17
C 1500 1500 1 0 0 in_port.sym
18
{
19
T 1500 1500 5 10 1 1 0 6 1 1
20
refdes=reset
21
}
22
C 1500 1900 1 0 0 in_port.sym
23
{
24
T 1500 1900 5 10 1 1 0 6 1 1
25
refdes=nmi
26
}
27
C 1500 2300 1 0 0 in_port.sym
28
{
29
T 1500 2300 5 10 1 1 0 6 1 1
30
refdes=enable
31
}
32
C 1500 2700 1 0 0 in_port.sym
33
{
34
T 1500 2700 5 10 1 1 0 6 1 1
35
refdes=clk
36
}
37
C 4500 300  1 0  0 out_port_vector.sym
38
{
39
T 5500 300 5  10 1 1 0 0 1 1
40
refdes=wdata[7:0]
41
}
42
C 4500 700  1 0  0 out_port_vector.sym
43
{
44
T 5500 700 5  10 1 1 0 0 1 1
45
refdes=pg0_add[7:0]
46
}
47
C 4500 1100  1 0  0 out_port_vector.sym
48
{
49
T 5500 1100 5  10 1 1 0 0 1 1
50
refdes=alu_status[7:0]
51
}
52
C 4500 1500  1 0  0 out_port_vector.sym
53
{
54
T 5500 1500 5  10 1 1 0 0 1 1
55
refdes=addr[CPU_ADD-1:0]
56
}
57
C 4500 1900  1 0 0 out_port.sym
58
{
59
T 5500 1900 5  10 1 1 0 0 1 1
60
refdes=wr
61
}
62
C 4500 2300  1 0 0 out_port.sym
63
{
64
T 5500 2300 5  10 1 1 0 0 1 1
65
refdes=rd
66
}
67
C 4500 2700  1 0 0 out_port.sym
68
{
69
T 5500 2700 5  10 1 1 0 0 1 1
70
refdes=pg0_wr
71
}
72
C 4500 3100  1 0 0 out_port.sym
73
{
74
T 5500 3100 5  10 1 1 0 0 1 1
75
refdes=pg0_rd
76
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.