URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [rtl/] [xml/] [T6502_ctrl.design.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
Mos6502
T6502
ctrl.design
 
 


 

pg00_ram_l_wr
wire

 
 

pg00_ram_h_wr
wire

 
 
 

pg00_ram_rd
wire

 
 
 


 
 

 
 
    
      clk
      
      
      
    
 
 
 
    
      
      
    
 
 
 
    
      pg0_add
      
      
      
      
      
    
 
 
 
 
 
 
    
      pg00_ram_rd
      
      
      
    
 
 
 
    
      mem_rdata
      
      
    
 
 
    
      mem_rdata
      
      
    
 
 
 
    
      mem_wdata
      
      
    
 
 
    
      mem_wdata
      
      
    
 
 
 
 
 
 
 
 
    
      pg00_ram_l_wr
      
      
    
 
 
    
      pg00_ram_h_wr
      
      
    
 
 
 
 

 
 
 

 
 
 

pg00_ram_l


PG0_WIDTH
PG0_ADDR
PG0_WORDS
PG0_WRITETHRU


 
 
 
 

pg00_ram_h


PG0_WIDTH
PG0_ADDR
PG0_WORDS
PG0_WRITETHRU


 
 

 
 
 
 
 
 
 
 
 
 
 

 
 
 
 
 
 

Line No.	Rev	Author	Line
1	133	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	133	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	133	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`Mos6502`
39			`T6502`
40			`ctrl.design`
41	133	jt_eaton
42
43	135	jt_eaton
44
45	133	jt_eaton
46	135	jt_eaton
47			`pg00_ram_l_wr`
48			`wire`
49
50	133	jt_eaton
51
52	135	jt_eaton
53			`pg00_ram_h_wr`
54			`wire`
55
56	133	jt_eaton
57
58
59	135	jt_eaton
60			`pg00_ram_rd`
61			`wire`
62
63	133	jt_eaton
64
65
66	135	jt_eaton
67
68	133	jt_eaton
69
70	135	jt_eaton
71	133	jt_eaton
72
73	135	jt_eaton
74			`clk`
75
76
77
78
79	133	jt_eaton
80
81
82	135	jt_eaton
83
84
85
86	133	jt_eaton
87
88
89	135	jt_eaton
90			`pg0_add`
91
92
93
94
95
96
97	133	jt_eaton
98
99
100
101
102
103	135	jt_eaton
104			`pg00_ram_rd`
105
106
107
108
109	133	jt_eaton
110
111
112	135	jt_eaton
113			`mem_rdata`
114
115
116
117	133	jt_eaton
118
119	135	jt_eaton
120			`mem_rdata`
121
122
123
124	133	jt_eaton
125
126
127	135	jt_eaton
128			`mem_wdata`
129
130
131
132	133	jt_eaton
133
134	135	jt_eaton
135			`mem_wdata`
136
137
138
139	133	jt_eaton
140
141
142
143
144
145
146
147	135	jt_eaton
148			`pg00_ram_l_wr`
149
150
151
152	133	jt_eaton
153
154	135	jt_eaton
155			`pg00_ram_h_wr`
156
157
158
159	133	jt_eaton
160
161
162
163	135	jt_eaton
164	133	jt_eaton
165
166
167	135	jt_eaton
168	133	jt_eaton
169
170
171	135	jt_eaton
172			`pg00_ram_l`
173
174
175			`PG0_WIDTH`
176			`PG0_ADDR`
177			`PG0_WORDS`
178			`PG0_WRITETHRU`
179
180
181	133	jt_eaton
182
183
184
185	135	jt_eaton
186			`pg00_ram_h`
187
188
189			`PG0_WIDTH`
190			`PG0_ADDR`
191			`PG0_WORDS`
192			`PG0_WRITETHRU`
193
194
195	133	jt_eaton
196
197	135	jt_eaton
198	133	jt_eaton
199
200
201
202
203	135	jt_eaton
204
205
206
207
208
209
210
211
212
213	133	jt_eaton
214
215

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [rtl/] [xml/] [T6502_ctrl.design.xml] - Blame information for rev 135