OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [icarus/] [tim_2/] [wave.sav] - Blame information for rev 133

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
3
[*] Tue Apr 21 22:52:36 2015
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__Mos6502/ip/T6502/sim/icarus/tim_2/TestBench.vcd"
6
[dumpfile_mtime] "Tue Apr 21 22:17:55 2015"
7
[dumpfile_size] 550719273
8
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/Mos6502/ip/T6502/sim/icarus/tim_2/wave.sav"
9 131 jt_eaton
[timestart] 0
10
[size] 1613 999
11 133 jt_eaton
[pos] -1 -1
12
*-25.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13 131 jt_eaton
[treeopen] TB.
14 133 jt_eaton
[treeopen] TB.test.
15
[sst_width] 223
16
[signals_width] 158
17
[sst_expanded] 1
18
[sst_vpaned_height] 300
19 131 jt_eaton
@28
20 133 jt_eaton
TB.test.clk
21
TB.test.ps2_clk
22
TB.test.ps2_data
23
TB.test.uart_rxd_pad_in
24 131 jt_eaton
@29
25 133 jt_eaton
TB.test.uart_txd_pad_out
26 131 jt_eaton
[pattern_trace] 1
27
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.