URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [testbenches/] [xml/] [T6502_def_vtb.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
Mos6502
T6502
def_vtb
 
 
 

 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      top
    
    
      destination
      tb.vtb
    
    
      dest_dir
      ../verilog
    
  

 
 
 
 

 
 
 
 
 


    TIMEOUT10000

 
 
       
 
              
              Params
              
              
                                   spirit:library="Mos6502"
                                   spirit:name="T6502"
                                   spirit:version="def_dut.params"/>
              
 
              
 
 
 
              
              Sram
              
                                   spirit:library="Mos6502"
                                   spirit:name="T6502"
                                   spirit:version="sram.design"/>
              
 
 
 
              
              verilator
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilator"/>
              
              
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
 
 
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-syn
                     
              
 
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-lint
                     
              
 
 
      
 
 
 
 
 

 
 
 

 
 
 
   
      fs-common
 
      
        
        ../verilog/sram.load
        verilogSourcefragment
      
 
 
      
        
        ../verilog/tb.int_m
        verilogSourcefragment
      
 
 
      
        
        ../verilog/top.vtb
        verilogSourcefragment
      
 
   
 
 
 
 
 
   
      fs-syn
 
      
        
        ../verilog/common/tb.vtb
        verilogSourcemodule
      
 
 
   
 
 
   
      fs-lint
 
      
        
        ../verilog/common/tb.vtb
        verilogSourcemodule
      
 
 
   
 
 
 

 
 
 
 
 
 
 
 

 
 
 
 
 
 

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [testbenches/] [xml/] [T6502_def_vtb.xml] - Blame information for rev 131

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`Mos6502`
39			`T6502`
40			`def_vtb`
41
42
43
44
45
46
47
48
49			`gen_verilog`
50			`104.0`
51			`none`
52			`common`
53			`./tools/verilog/gen_verilog`
54
55
56			`top`
57
58
59			`destination`
60			`tb.vtb`
61
62
63			`dest_dir`
64			`../verilog`
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80			`TIMEOUT10000`
81
82
83
84
85
86
87			`Params`
88
89
90			`spirit:library="Mos6502"`
91			`spirit:name="T6502"`
92			`spirit:version="def_dut.params"/>`
93
94
95
96
97
98
99
100			`Sram`
101
102			`spirit:library="Mos6502"`
103			`spirit:name="T6502"`
104			`spirit:version="sram.design"/>`
105
106
107
108
109
110			`verilator`
111
112
113			`spirit:library="Testbench"`
114			`spirit:name="toolflow"`
115			`spirit:version="verilator"/>`
116
117
118
119
120
121
122			`commoncommon`
123			`Verilog`
124
125
126			`fs-common`
127
128
129
130
131
132
133
134			`syn:Synthesis:`
135			`Verilog`
136
137
138			`fs-syn`
139
140
141
142
143
144			`lint:Lint:`
145			`Verilog`
146
147
148			`fs-lint`
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168			`fs-common`
169
170
171
172			`../verilog/sram.load`
173			`verilogSourcefragment`
174
175
176
177
178
179			`../verilog/tb.int_m`
180			`verilogSourcefragment`
181
182
183
184
185
186			`../verilog/top.vtb`
187			`verilogSourcefragment`
188
189
190
191
192
193
194
195
196
197			`fs-syn`
198
199
200
201			`../verilog/common/tb.vtb`
202			`verilogSourcemodule`
203
204
205
206
207
208
209
210			`fs-lint`
211
212
213
214			`../verilog/common/tb.vtb`
215			`verilogSourcemodule`
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238