OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [testbenches/] [xml/] [cpu_def_duth.design.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9
10
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
11
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
14
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
15
opencores.org
16
Mos6502
17
cpu
18
def_duth.design
19
20
 
21
22
addr
23
24
25
26
 
27
28
alu_status
29
30
31
32
 
33
34
clk
35
36
37
38
 
39
40
enable
41
42
43
44
 
45
46
nmi
47
48
49
50
 
51
52
pg0_add
53
54
55
56
 
57
58
pg0_data
59
60
61
62
 
63
64
pg0_rd
65
66
67
68
 
69
70
pg0_wr
71
72
73
74
 
75
76
rd
77
78
79
80
 
81
82
rdata
83
84
85
86
 
87
88
reset
89
90
91
92
 
93
94
vec_int
95
96
97
98
 
99
100
wdata
101
102
103
104
 
105
106
wr
107
108
109
110
 
111
 
112
113
114
 
115
116
dut
117
118
119
 BOOT_VEC
120
 CPU_ADD
121
 PROG_ROM_ADD
122
 PROG_ROM_FILE
123
 PROG_ROM_WORDS
124
 VEC_TABLE
125
126
127
128

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.