Subversion Repositories socgen

xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"

xmlns:socgen="http://opencores.org"

xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"

xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009

http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">

opencores.org

adv_debug_sys

adv_dbg_if

wb_cpu0_jsp  default

  elab_verilog

  102.1

  none

  :*Simulation:*

  ./tools/verilog/elab_verilog

      dest_dir

      io_ports

  gen_verilog

  104.0

  none

  :*Simulation:*

  ./tools/verilog/gen_verilog

      destination

      wb_cpu0_jsp

      dest_dir

      ../verilog

      fs-sim

        ../verilog/wb_cpu0_jsp_defines.v

        verilogSource

        include

        ../verilog/adbg_or1k_defines.v

        verilogSource

        include

        ../verilog/adbg_wb_defines.v

        verilogSource

        include

        ../verilog/adbg_top.v

        verilogSource

        module

        crc32

        ../verilog/adbg_crc32.v

        verilogSource

        module

        jsp_biu

        ../verilog/adbg_jsp_biu.v

        verilogSource

        module

        jsp_module

        ../verilog/adbg_jsp_module.v

        verilogSource

        module

        or1k_biu

        ../verilog/adbg_or1k_biu.v

        verilogSource

        module

        or1k_module

        ../verilog/adbg_or1k_module.v

        verilogSource

        module

        or1k_status_reg

        ../verilog/adbg_or1k_status_reg.v

        verilogSource

        module

        wb_biu

        ../verilog/adbg_wb_biu.v

        verilogSource

        module

        wb_module

        ../verilog/adbg_wb_module.v

        verilogSource

        module

        bytefifo

        ../verilog/adbg_bytefifo.v

        verilogSource

        module

        syncflop

        ../verilog/adbg_syncflop.v

        verilogSource

        module

        syncreg

        ../verilog/adbg_syncreg.v

        verilogSource

        module

              jtag

                                   spirit:library="adv_debug_sys"

                                   spirit:name="adv_dbg_if"

                                   spirit:version="jtag_i"/>

              cpu0

                                   spirit:library="adv_debug_sys"

                                   spirit:name="adv_dbg_if"

                                   spirit:version="cpu0_i"/>

              wb

                                   spirit:library="adv_debug_sys"

                                   spirit:name="adv_dbg_if"

                                   spirit:version="wb_i"/>

              jsp

                                   spirit:library="adv_debug_sys"

                                   spirit:name="adv_dbg_if"

                                   spirit:version="jsp_i"/>

              verilog

                                   spirit:library="Testbench"

                                   spirit:name="toolflow"

                                   spirit:version="verilog"/>

              sim:*Simulation:*

              Verilog

                            fs-sim

              syn:*Synthesis:*

              Verilog

                            fs-sim

              doc

                                   spirit:library="Testbench"

                                   spirit:name="toolflow"

                                   spirit:version="documentation"/>

              :*Documentation:*

              Verilog

int_o

wire

out

biu_wr_strobe

wire

out

jsp_data_out

reg

out70