OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [icarus/] [cpu1/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton 
[*]
2 
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
3 
[*] Sat Aug 24 00:55:25 2013
4 
[*]
5 
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__adv_debug_sys/Hardware/adv_dbg_if/sim/icarus/default/TestBench.vcd"
6 
[dumpfile_mtime] "Sat Aug 24 00:41:21 2013"
7 
[dumpfile_size] 611109
8 
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/icarus/default/wave.sav"
9 
[timestart] 0
10 
[size] 1613 1011
11 
[pos] 676 155
12 
*-17.000000 127740 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13 
[treeopen] TB.
14 
[treeopen] TB.test.
15 
[treeopen] TB.test.dut.
16 
[treeopen] TB.test.dut.i_dbg_cpu_or1k.
17 
[treeopen] TB.test.jtag_tap.
18 
[sst_width] 331
19 
[signals_width] 238
20 
[sst_expanded] 1
21 
[sst_vpaned_height] 330
22 
@200
23 
-
24 
@28
25 
TB.test.jtag_clk
26 
TB.test.test_logic_reset_o
27 
TB.test.shift_dr_o
28 
@800028
29 
TB.test.tdo_i[1:0]
30 
@1001200
31 
-group_end
32 
@28
33 
TB.test.debug_select_i
34 
TB.test.update_dr_clk_o
35 
TB.test.tdi_o
36 
TB.test.capture_dr_i
37 
TB.test.shift_dr_i
38 
TB.test.update_dr_i
39 
TB.test.shift_dr_i
40 
@820
41 
TB.test.jtag_tap.inst_string[127:0]
42 
TB.test.jtag_tap.tap_string[127:0]
43 
@22
44 
TB.test.dut.input_shift_reg[52:0]
45 
@28
46 
TB.test.dut.module_id_in[1:0]
47 
TB.test.dut.module_id_reg[1:0]
48 
@22
49 
TB.test.dut.module_inhibit[3:0]
50 
TB.test.dut.module_selects[3:0]
51 
@28
52 
TB.test.dut.select_cmd
53 
TB.test.dut.select_inhibit
54 
TB.test.dut.shift_dr_i
55 
TB.test.dut.tdi_i
56 
TB.test.dut.i_dbg_cpu_or1k.module_select_i
57 
TB.test.cpu0_stb_o
58 
TB.test.cpu0_ack_i
59 
TB.test.cpu0_we_o
60 
TB.test.dut.i_dbg_cpu_or1k.or1k_biu_i.start_toggle
61 
TB.test.dut.i_dbg_cpu_or1k.or1k_biu_i.str_sync
62 
TB.test.dut.i_dbg_cpu_or1k.or1k_biu_i.strobe_i
63 
TB.test.dut.i_dbg_cpu_or1k.or1k_biu_i.rdy_o
64 
@22
65 
TB.test.dut.i_dbg_cpu_or1k.or1k_biu_i.data_i[31:0]
66 
@29
67 
TB.test.dut.i_dbg_cpu_or1k.or1k_biu_i.rd_wrn_i
68 
@22
69 
TB.test.cpu0_addr_o[31:0]
70 
@28
71 
TB.test.cpu0_bp_i
72 
TB.test.cpu0_clk_i
73 
@22
74 
TB.test.cpu0_data_i[31:0]
75 
TB.test.cpu0_data_o[31:0]
76 
@28
77 
TB.test.cpu0_rst_o
78 
TB.test.cpu0_stall_o
79 
[pattern_trace] 1
80 
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.