OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [icarus/] [jsp/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
3
[*] Thu Aug 29 01:17:34 2013
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__adv_debug_sys/Hardware/adv_dbg_if/sim/icarus/jsp/TestBench.vcd"
6
[dumpfile_mtime] "Thu Aug 29 01:14:45 2013"
7
[dumpfile_size] 618452
8
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/icarus/jsp/wave.sav"
9
[timestart] 0
10
[size] 1741 1054
11
[pos] 624 45
12
*-17.000000 406300 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.i_dbg_jsp.
17
[treeopen] TB.test.i_wb_master.
18
[sst_width] 331
19
[signals_width] 286
20
[sst_expanded] 1
21
[sst_vpaned_height] 615
22
@200
23
-
24
@28
25
TB.test.jtag_clk
26
TB.test.shift_dr_o
27
@800028
28
TB.test.tdo_i[1:0]
29
@1001200
30
-group_end
31
@28
32
TB.test.debug_select_i
33
TB.test.update_dr_clk_o
34
TB.test.capture_dr_i
35
TB.test.shift_dr_i
36
TB.test.update_dr_i
37
@22
38
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg0[7:0]
39
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg1[7:0]
40
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg2[7:0]
41
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg3[7:0]
42
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg4[7:0]
43
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg5[7:0]
44
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg6[7:0]
45
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo.reg7[7:0]
46
@28
47
TB.test.dut.i_dbg_jsp.tdi_i
48
@800022
49
TB.test.dut.i_dbg_jsp.data_register_i[52:0]
50
@28
51
(0)TB.test.dut.i_dbg_jsp.data_register_i[52:0]
52
(1)TB.test.dut.i_dbg_jsp.data_register_i[52:0]
53
(2)TB.test.dut.i_dbg_jsp.data_register_i[52:0]
54
(3)TB.test.dut.i_dbg_jsp.data_register_i[52:0]
55
(4)TB.test.dut.i_dbg_jsp.data_register_i[52:0]
56
(5)TB.test.dut.i_dbg_jsp.data_register_i[52:0]
57
@1001200
58
-group_end
59
@22
60
TB.test.dut.i_dbg_jsp.data_to_biu[7:0]
61
TB.test.dut.i_dbg_jsp.user_word_count[3:0]
62
TB.test.dut.i_dbg_jsp.count_data_in[3:0]
63
@28
64
TB.test.dut.i_dbg_jsp.user_word_ct_en
65
TB.test.dut.i_dbg_jsp.user_word_ct_sel
66
@820
67
TB.test.dut.i_dbg_jsp.wr_module_string[127:0]
68
@28
69
TB.test.dut.i_dbg_jsp.wr_bit_count_max
70
@22
71
TB.test.dut.i_dbg_jsp.write_bit_count[3:0]
72
@28
73
TB.test.dut.i_dbg_jsp.wr_bit_ct_en
74
TB.test.dut.i_dbg_jsp.module_select_i
75
TB.test.dut.i_dbg_jsp.tdi_i
76
TB.test.i_wb_master.stb
77
TB.test.i_wb_master.ack
78
@22
79
TB.test.i_wb_master.din[31:0]
80
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_bytes_avail[3:0]
81
@29
82
TB.test.dut.i_dbg_jsp.jsp_biu_i.wr_fifo_not_empty
83
[pattern_trace] 1
84
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.