OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [testbenches/] [xml/] [adv_dbg_if_cpu0_duth.design.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9
10
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
11
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
14
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
15
opencores.org
16
adv_debug_sys
17
adv_dbg_if
18
cpu0_duth.design
19
20
 
21
22
capture_dr_i
23
24
25
26
 
27
28
cpu0_ack_i
29
30
31
32
 
33
34
cpu0_addr_o
35
36
37
38
 
39
40
cpu0_bp_i
41
42
43
44
 
45
46
cpu0_clk_i
47
48
49
50
 
51
52
cpu0_data_i
53
54
55
56
 
57
58
cpu0_data_o
59
60
61
62
 
63
64
cpu0_rst_o
65
66
67
68
 
69
70
cpu0_stall_o
71
72
73
74
 
75
76
cpu0_stb_o
77
78
79
80
 
81
82
cpu0_we_o
83
84
85
86
 
87
88
debug_select_i
89
90
91
92
 
93
94
rst_i
95
96
97
98
 
99
100
shift_dr_i
101
102
103
104
 
105
106
tck_i
107
108
109
110
 
111
112
tdi_i
113
114
115
116
 
117
118
tdo_o
119
120
121
122
 
123
124
update_dr_i
125
126
127
128
 
129
 
130
131
132
 
133
134
dut
135
136
137
138
139
140

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.