URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [componentCfg.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
 
opencores.org
fpgas
Nexys2_T6502
 
 
2
_
_
_
VARIANT
 
 

 
/doc
 

 
 

 
            
              vga_font
              opencores.org
              fpgas
              vga_font
              code
            
 
 
 
            
              vga_startup_screen
              opencores.org
              fpgas
              vga_startup_screen
              code
            
 
 
          
            io_irq_2
            opencores.org
            Mos6502
            io_irq_2
            code
          
 
 
 
          
            io_poll_2
            opencores.org
            Mos6502
            io_poll_2
            code
          
 
 
          
            irq_2_test
            opencores.org
            Mos6502
            irq_2_test
            code
          
 
 
 
 
          
            kim_2
            opencores.org
            Mos6502
            kim_2
            code
          
 
 
 
          
            table_tim1
            opencores.org
            Mos6502
            table_tim1
            code
          
 
 
 
          
            tim_2
            opencores.org
            Mos6502
            tim_2
            code
          
 

 
 
 
 

 
 
       
         default
         default
         default_tb
         default_lint
         
         RAM_WORDS2048
         RAM_ADD11
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_WORDS128
         PROG_ROM_ADD7
         VEC_TABLE8'hff
         CLOCK_FREQ50
         CLOCK_PLL_MULT2
         CLOCK_PLL_DIV4
         CLOCK_PLL_SIZE4
         CLOCK_SRC0
         RESET_SENSE0
         UART_PRESCALE5'b01100
         UART_PRE_SIZE5
         UART_DIV0
         JTAG_USER1_WIDTH8
         JTAG_USER1_RESET8'h12
        
       
 
 
 
 
       
         core
         core
         
         RAM_WORDS0
         RAM_ADD0
         ROM_WORDS0
         ROM_ADD0
         PROG_ROM_WORDS0
         PROG_ROM_ADD0
         VEC_TABLE0'h00
         UART_PRESCALE0'b00000
         UART_PRE_SIZE0
         UART_DIV0
         JTAG_USER1_WIDTH0
         JTAG_USER1_RESET0'h00
        
       
 
 
 
       
         kim_2
         kim_2
         
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/kim_2/kim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
         RAM_WORDS2048
         RAM_ADD11
         VEC_TABLE8'hff
         CLOCK_FREQ50
         CLOCK_PLL_MULT2
         CLOCK_PLL_DIV4
         CLOCK_PLL_SIZE4
         CLOCK_SRC0
         RESET_SENSE0
         UART_PRESCALE5'b01100
         UART_PRE_SIZE5
         UART_DIV0
         JTAG_USER1_WIDTH8
         JTAG_USER1_RESET8'h12
        
       
 
 
 
       
         tim_2
         tim_2
         
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/tim_2/tim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
         RAM_WORDS2048
         RAM_ADD11
         VEC_TABLE8'hff
         CLOCK_FREQ50
         CLOCK_PLL_MULT2
         CLOCK_PLL_DIV4
         CLOCK_PLL_SIZE4
         CLOCK_SRC0
         RESET_SENSE0
         UART_PRESCALE5'b01100
         UART_PRE_SIZE5
         UART_DIV1
         JTAG_USER1_WIDTH8
         JTAG_USER1_RESET8'h12
        
       
 
 
 
 

 

 
Nexys2_T6502/sim
 
 
 
 

 
 
 

Nexys2_T6502_default_tb
default
default_tb

    PERIOD40
    TIMEOUT100000

 
   root.dut.core.T6502.cpucpu
 

  
  core_def  TB.test.dut.core.T6502.cpu.core
  
  
  io_module_def  TB.test.dut.core.T6502.io_module
  


  icarus
  coverage

 

 
 

Nexys2_T6502_default_lint
default
default_lint

  rtl_check

 

 
 
 
 

 
 
 
 

      
        default
        default
        Nexys2_T6502_default_lint
      

 
 
 
 
 
 
 

 
 
      
        io_irq_2
        default
        Nexys2_T6502_default_tb
        
         ROM_FILE"NONE"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/io_irq_2/io_irq_2.abs16"
         PROG_ROM_WORDS128
         PROG_ROM_ADD7
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
           UART_MODEL_CLKCNT5'b11001
           UART_MODEL_SIZE5
           PERIOD20
        
      
 
 
      
        io_poll_2
        default
        Nexys2_T6502_default_tb
        
         ROM_FILE"NONE"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/io_poll_2/io_poll_2.abs16"
         PROG_ROM_WORDS128
         PROG_ROM_ADD7
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
           UART_MODEL_CLKCNT5'b11001
           UART_MODEL_SIZE5
           PERIOD20
        
      
 
 
      
        irq_2_test
        default
        Nexys2_T6502_default_tb
        
         ROM_FILE"NONE"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/irq_2_test/irq_2_test.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
           UART_MODEL_CLKCNT5'b11001
           UART_MODEL_SIZE5
           PERIOD20
        
      
 
      
        kim_2
        kim_2
        Nexys2_T6502_default_tb
        
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/kim_2/kim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
           UART_MODEL_CLKCNT5'b11001
           UART_MODEL_SIZE5
           PERIOD20
           TIMEOUT800000
        
      
 
      
        jtag
        default
        Nexys2_T6502_default_tb
        
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/kim_2/kim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
           UART_MODEL_CLKCNT5'b11001
           UART_MODEL_SIZE5
           PERIOD20
           TIMEOUT800000
        
      
 
      
        tim_2
        default
        Nexys2_T6502_default_tb
        
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/tim_2/tim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
         UART_DIV1
           UART_MODEL_CLKCNT9'h137
           UART_MODEL_SIZE9
           PERIOD20
           TIMEOUT8000000
        
      
 
 
 
 
 

 
 

 
 
 
 
 

 
 
Nexys2_T6502/syn
 
 
   
 
    
    kim_2
    Nexys2_T6502_kim_2
    kim_2
        
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/kim_2/kim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
        
    
    digilentinc.com
    Nexys2
    fpga
    xc3s1200e-fg320-5
    
    
 
 
    
    tim_2
    Nexys2_T6502_tim_2
    tim_2
        
         ROM_FILE
         "opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"
         ROM_WORDS128
         ROM_ADD7
         PROG_ROM_FILE
         "opencores.org__Mos6502/sw/tim_2/tim_2.abs16"
         PROG_ROM_WORDS2048
         PROG_ROM_ADD11
         STARTUP
         "opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"
         FONT
         "opencores.org__fpgas/sw/vga_font/vga_font.abs"
         UART_DIV1
        
    
    digilentinc.com
    Nexys2
    fpga
    xc3s1200e-fg320-5
    
    
   
 
 
 
 
 
 

 

Nexys2_T6502_kim_2
kim_2
default



  ise


    digilentinc.com
    Nexys2
    fpga
    xc3s1200e-fg320-5


 
 
 

Nexys2_T6502_tim_2
tim_2
default



  ise


    digilentinc.com
    Nexys2
    fpga
    xc3s1200e-fg320-5


 
 
 
 
 
 

 
 
 
 
 
 
 
 

 
 
 
 
 

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [componentCfg.xml] - Blame information for rev 134

Line No.	Rev	Author	Line
1	134	jt_eaton
2	131	jt_eaton
5
6			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
7			`xmlns:socgen="http://opencores.org"`
8			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">`
9
10			`opencores.org`
11			`fpgas`
12			`Nexys2_T6502`
13
14
15			`2`
16			`_`
17			`_`
18			`_`
19			`VARIANT`
20
21
22
23
24			`/doc`
25
26
27
28
29
30
31
32			`vga_font`
33			`opencores.org`
34			`fpgas`
35			`vga_font`
36			`code`
37
38
39
40
41
42			`vga_startup_screen`
43			`opencores.org`
44			`fpgas`
45			`vga_startup_screen`
46			`code`
47
48
49
50
51			`io_irq_2`
52			`opencores.org`
53			`Mos6502`
54			`io_irq_2`
55			`code`
56
57
58
59
60
61			`io_poll_2`
62			`opencores.org`
63			`Mos6502`
64			`io_poll_2`
65			`code`
66
67
68
69
70			`irq_2_test`
71			`opencores.org`
72			`Mos6502`
73			`irq_2_test`
74			`code`
75
76
77
78
79
80
81			`kim_2`
82			`opencores.org`
83			`Mos6502`
84			`kim_2`
85			`code`
86
87
88
89
90
91			`table_tim1`
92			`opencores.org`
93			`Mos6502`
94			`table_tim1`
95			`code`
96
97
98
99
100
101			`tim_2`
102			`opencores.org`
103			`Mos6502`
104			`tim_2`
105			`code`
106
107
108
109
110
111
112
113
114
115
116
117			`default`
118	134	jt_eaton	`default`
119			`default_tb`
120			`default_lint`
121	131	jt_eaton
122			`RAM_WORDS2048`
123			`RAM_ADD11`
124			`ROM_WORDS128`
125			`ROM_ADD7`
126			`PROG_ROM_WORDS128`
127			`PROG_ROM_ADD7`
128			`VEC_TABLE8'hff`
129			`CLOCK_FREQ50`
130			`CLOCK_PLL_MULT2`
131			`CLOCK_PLL_DIV4`
132			`CLOCK_PLL_SIZE4`
133			`CLOCK_SRC0`
134			`RESET_SENSE0`
135			`UART_PRESCALE5'b01100`
136			`UART_PRE_SIZE5`
137			`UART_DIV0`
138			`JTAG_USER1_WIDTH8`
139			`JTAG_USER1_RESET8'h12`
140
141
142
143
144	133	jt_eaton
145
146
147			`core`
148	134	jt_eaton	`core`
149	133	jt_eaton
150			`RAM_WORDS0`
151			`RAM_ADD0`
152			`ROM_WORDS0`
153			`ROM_ADD0`
154			`PROG_ROM_WORDS0`
155			`PROG_ROM_ADD0`
156			`VEC_TABLE0'h00`
157			`UART_PRESCALE0'b00000`
158			`UART_PRE_SIZE0`
159			`UART_DIV0`
160			`JTAG_USER1_WIDTH0`
161			`JTAG_USER1_RESET0'h00`
162
163
164
165
166
167	134	jt_eaton
168			`kim_2`
169			`kim_2`
170
171			`ROM_FILE`
172			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
173			`ROM_WORDS128`
174			`ROM_ADD7`
175			`PROG_ROM_FILE`
176			`"opencores.org__Mos6502/sw/kim_2/kim_2.abs16"`
177			`PROG_ROM_WORDS2048`
178			`PROG_ROM_ADD11`
179			`STARTUP`
180			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
181			`FONT`
182			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
183			`RAM_WORDS2048`
184			`RAM_ADD11`
185			`VEC_TABLE8'hff`
186			`CLOCK_FREQ50`
187			`CLOCK_PLL_MULT2`
188			`CLOCK_PLL_DIV4`
189			`CLOCK_PLL_SIZE4`
190			`CLOCK_SRC0`
191			`RESET_SENSE0`
192			`UART_PRESCALE5'b01100`
193			`UART_PRE_SIZE5`
194			`UART_DIV0`
195			`JTAG_USER1_WIDTH8`
196			`JTAG_USER1_RESET8'h12`
197
198
199	133	jt_eaton
200
201	134	jt_eaton
202
203			`tim_2`
204			`tim_2`
205
206			`ROM_FILE`
207			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
208			`ROM_WORDS128`
209			`ROM_ADD7`
210			`PROG_ROM_FILE`
211			`"opencores.org__Mos6502/sw/tim_2/tim_2.abs16"`
212			`PROG_ROM_WORDS2048`
213			`PROG_ROM_ADD11`
214			`STARTUP`
215			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
216			`FONT`
217			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
218			`RAM_WORDS2048`
219			`RAM_ADD11`
220			`VEC_TABLE8'hff`
221			`CLOCK_FREQ50`
222			`CLOCK_PLL_MULT2`
223			`CLOCK_PLL_DIV4`
224			`CLOCK_PLL_SIZE4`
225			`CLOCK_SRC0`
226			`RESET_SENSE0`
227			`UART_PRESCALE5'b01100`
228			`UART_PRE_SIZE5`
229			`UART_DIV1`
230			`JTAG_USER1_WIDTH8`
231			`JTAG_USER1_RESET8'h12`
232
233
234
235
236
237
238	131	jt_eaton
239
240
241
242			`Nexys2_T6502/sim`
243
244
245
246
247
248
249
250
251
252			`Nexys2_T6502_default_tb`
253	134	jt_eaton	`default`
254	131	jt_eaton	`default_tb`
255
256			`PERIOD40`
257			`TIMEOUT100000`
258
259
260			`root.dut.core.T6502.cpucpu`
261
262
263
264			`core_def TB.test.dut.core.T6502.cpu.core`
265
266
267			`io_module_def TB.test.dut.core.T6502.io_module`
268
269
270
271			`icarus`
272			`coverage`
273
274
275
276
277
278
279			`Nexys2_T6502_default_lint`
280	134	jt_eaton	`default`
281	131	jt_eaton	`default_lint`
282
283			`rtl_check`
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298			`default`
299			`default`
300			`Nexys2_T6502_default_lint`
301
302
303
304
305
306
307
308
309
310
311
312
313
314			`io_irq_2`
315			`default`
316			`Nexys2_T6502_default_tb`
317
318			`ROM_FILE"NONE"`
319			`ROM_WORDS128`
320			`ROM_ADD7`
321			`PROG_ROM_FILE`
322			`"opencores.org__Mos6502/sw/io_irq_2/io_irq_2.abs16"`
323			`PROG_ROM_WORDS128`
324			`PROG_ROM_ADD7`
325			`STARTUP`
326			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
327			`FONT`
328			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
329			`UART_MODEL_CLKCNT5'b11001`
330			`UART_MODEL_SIZE5`
331			`PERIOD20`
332
333
334
335
336
337			`io_poll_2`
338			`default`
339			`Nexys2_T6502_default_tb`
340
341			`ROM_FILE"NONE"`
342			`ROM_WORDS128`
343			`ROM_ADD7`
344			`PROG_ROM_FILE`
345			`"opencores.org__Mos6502/sw/io_poll_2/io_poll_2.abs16"`
346			`PROG_ROM_WORDS128`
347			`PROG_ROM_ADD7`
348			`STARTUP`
349			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
350			`FONT`
351			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
352			`UART_MODEL_CLKCNT5'b11001`
353			`UART_MODEL_SIZE5`
354			`PERIOD20`
355
356
357
358
359
360			`irq_2_test`
361			`default`
362			`Nexys2_T6502_default_tb`
363
364			`ROM_FILE"NONE"`
365			`ROM_WORDS128`
366			`ROM_ADD7`
367			`PROG_ROM_FILE`
368			`"opencores.org__Mos6502/sw/irq_2_test/irq_2_test.abs16"`
369			`PROG_ROM_WORDS2048`
370			`PROG_ROM_ADD11`
371			`STARTUP`
372			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
373			`FONT`
374			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
375			`UART_MODEL_CLKCNT5'b11001`
376			`UART_MODEL_SIZE5`
377			`PERIOD20`
378
379
380
381
382			`kim_2`
383	134	jt_eaton	`kim_2`
384	131	jt_eaton	`Nexys2_T6502_default_tb`
385
386			`ROM_FILE`
387			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
388			`ROM_WORDS128`
389			`ROM_ADD7`
390			`PROG_ROM_FILE`
391			`"opencores.org__Mos6502/sw/kim_2/kim_2.abs16"`
392			`PROG_ROM_WORDS2048`
393			`PROG_ROM_ADD11`
394			`STARTUP`
395			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
396			`FONT`
397			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
398			`UART_MODEL_CLKCNT5'b11001`
399			`UART_MODEL_SIZE5`
400			`PERIOD20`
401			`TIMEOUT800000`
402
403
404
405
406	133	jt_eaton	`jtag`
407			`default`
408			`Nexys2_T6502_default_tb`
409
410			`ROM_FILE`
411			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
412			`ROM_WORDS128`
413			`ROM_ADD7`
414			`PROG_ROM_FILE`
415			`"opencores.org__Mos6502/sw/kim_2/kim_2.abs16"`
416			`PROG_ROM_WORDS2048`
417			`PROG_ROM_ADD11`
418			`STARTUP`
419			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
420			`FONT`
421			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
422			`UART_MODEL_CLKCNT5'b11001`
423			`UART_MODEL_SIZE5`
424			`PERIOD20`
425			`TIMEOUT800000`
426
427
428
429
430	131	jt_eaton	`tim_2`
431			`default`
432			`Nexys2_T6502_default_tb`
433
434			`ROM_FILE`
435			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
436			`ROM_WORDS128`
437			`ROM_ADD7`
438			`PROG_ROM_FILE`
439			`"opencores.org__Mos6502/sw/tim_2/tim_2.abs16"`
440			`PROG_ROM_WORDS2048`
441			`PROG_ROM_ADD11`
442			`STARTUP`
443			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
444			`FONT`
445			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
446			`UART_DIV1`
447			`UART_MODEL_CLKCNT9'h137`
448			`UART_MODEL_SIZE9`
449			`PERIOD20`
450			`TIMEOUT8000000`
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470			`Nexys2_T6502/syn`
471
472
473
474
475
476			`kim_2`
477			`Nexys2_T6502_kim_2`
478	134	jt_eaton	`kim_2`
479	131	jt_eaton
480			`ROM_FILE`
481			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
482			`ROM_WORDS128`
483			`ROM_ADD7`
484			`PROG_ROM_FILE`
485			`"opencores.org__Mos6502/sw/kim_2/kim_2.abs16"`
486			`PROG_ROM_WORDS2048`
487			`PROG_ROM_ADD11`
488			`STARTUP`
489			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
490			`FONT`
491			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
492
493
494			`digilentinc.com`
495			`Nexys2`
496			`fpga`
497			`xc3s1200e-fg320-5`
498
499
500
501
502
503			`tim_2`
504			`Nexys2_T6502_tim_2`
505	134	jt_eaton	`tim_2`
506	131	jt_eaton
507			`ROM_FILE`
508			`"opencores.org__Mos6502/sw/table_tim1/table_tim1.abs16"`
509			`ROM_WORDS128`
510			`ROM_ADD7`
511			`PROG_ROM_FILE`
512			`"opencores.org__Mos6502/sw/tim_2/tim_2.abs16"`
513			`PROG_ROM_WORDS2048`
514			`PROG_ROM_ADD11`
515			`STARTUP`
516			`"opencores.org__fpgas/sw/vga_startup_screen/vga_startup_screen.abs"`
517			`FONT`
518			`"opencores.org__fpgas/sw/vga_font/vga_font.abs"`
519			`UART_DIV1`
520
521
522			`digilentinc.com`
523			`Nexys2`
524			`fpga`
525			`xc3s1200e-fg320-5`
526
527
528
529
530
531
532
533
534
535	133	jt_eaton
536	131	jt_eaton
537	133	jt_eaton
538			`Nexys2_T6502_kim_2`
539			`kim_2`
540			`default`
541
542
543
544			`ise`
545
546
547			`digilentinc.com`
548			`Nexys2`
549			`fpga`
550			`xc3s1200e-fg320-5`
551
552
553
554
555
556
557			`Nexys2_T6502_tim_2`
558			`tim_2`
559			`default`
560
561
562
563			`ise`
564
565
566			`digilentinc.com`
567			`Nexys2`
568			`fpga`
569			`xc3s1200e-fg320-5`
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587	131	jt_eaton
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612