OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [icarus/] [io_irq_2/] [wave.sav] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
3
[*] Wed Sep 11 18:30:05 2013
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/TestBench.vcd"
6
[dumpfile_mtime] "Wed Sep 11 18:28:31 2013"
7
[dumpfile_size] 36633062
8
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/wave.sav"
9
[timestart] 125040000
10
[size] 1613 999
11
[pos] 49 0
12
*-23.000000 145600000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.core.
17
[treeopen] TB.test.dut.core.T6502.
18
[treeopen] TB.test.dut.core.T6502.adv_dbg.
19
[treeopen] TB.test.dut.jtag_tap.
20
[treeopen] TB.test.jtag_model.
21
[sst_width] 385
22
[signals_width] 214
23
[sst_expanded] 1
24
[sst_vpaned_height] 366
25
@28
26
TB.test.cg.clk
27
TB.test.cg.reset
28
TB.test.TXD
29
TB.test.RXD
30
TB.test.JTAG_TCK
31
TB.test.JTAG_TDI
32
TB.test.JTAG_TDO
33
TB.test.JTAG_TMS
34
TB.test.JTAG_TRESET_N
35
@22
36
TB.test.LED[7:0]
37
TB.test.SW[7:0]
38
TB.test.dut.jtag_tap.instruction[3:0]
39
@820
40
TB.test.dut.jtag_tap.inst_string[127:0]
41
@28
42
TB.test.jtag_model.actual
43
@22
44
TB.test.jtag_model.tclk_counter[3:0]
45
TB.test.jtag_model.LoadTapInst.Ack[4:1]
46
TB.test.jtag_model.LoadTapInst.Inst[4:1]
47
TB.test.jtag_model.LoadTapInst.i[31:0]
48
TB.test.dut.jtag_tap.instruction_buffer[3:0]
49
@28
50
TB.test.dut.jtag_tap.trst_n_pad_in
51
TB.test.dut.jtag_tap.tdi_pad_in
52
TB.test.dut.jtag_tap.tclk_pad_in
53
TB.test.dut.jtag_tap.test_logic_reset_o
54
TB.test.dut.core.user2_reg.select
55
TB.test.dut.core.user2_reg.tdo
56
TB.test.dut.core.T6502.adv_dbg.debug_select_i
57
@22
58
TB.test.dut.core.T6502.adv_dbg.input_shift_reg[52:0]
59
TB.test.dut.core.T6502.adv_dbg.module_selects[3:0]
60
@28
61
TB.test.dut.core.T6502.adv_dbg.select_cmd
62
TB.test.dut.core.T6502.adv_dbg.rst_i
63
TB.test.dut.core.T6502.adv_dbg.shift_dr_i
64
TB.test.dut.core.T6502.adv_dbg.tck_i
65
TB.test.dut.core.T6502.adv_dbg.tdi_i
66
TB.test.dut.core.T6502.adv_dbg.tdo_jsp
67
TB.test.dut.core.T6502.adv_dbg.update_dr_i
68
TB.test.dut.core.T6502.adv_dbg.wb_clk_i
69
@22
70
TB.test.dut.core.T6502.adv_dbg.wb_jsp_dat_i[7:0]
71
@28
72
TB.test.dut.core.T6502.adv_dbg.wb_jsp_stb_i
73
@23
74
TB.test.dut.core.T6502.adv_dbg.jsp_data_out[7:0]
75
[pattern_trace] 1
76
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.