OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [icarus/] [io_poll_2/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
3
[*] Sat Dec 29 15:43:44 2012
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/io_poll_2/TestBench.vcd"
6
[dumpfile_mtime] "Sat Dec 29 08:12:45 2012"
7
[dumpfile_size] 14087916
8
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_poll_2/wave.sav"
9
[timestart] 0
10
[size] 1613 999
11
[pos] -1 -1
12
*-26.000000 175800000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.core.
17
[treeopen] TB.test.dut.core.T6502.
18
[sst_width] 223
19
[signals_width] 158
20
[sst_expanded] 1
21
[sst_vpaned_height] 300
22
@22
23
TB.test.dut.core.T6502.mem_addr[15:0]
24
@28
25
TB.test.dut.core.T6502.mem_rd
26
TB.test.dut.core.T6502.mem_wr
27
@22
28
TB.test.dut.core.T6502.mem_rdata[95:0]
29
@23
30
TB.test.dut.core.T6502.mem_wdata[15:0]
31
@28
32
TB.test.dut.core.T6502.nmi_in
33
TB.test.dut.core.T6502.uart_rxd_pad_in
34
TB.test.dut.core.T6502.uart_txd_pad_out
35
[pattern_trace] 1
36
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.