OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [icarus/] [kim_2/] [wave.sav] - Blame information for rev 133

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
3 133 jt_eaton
[*] Tue Apr 14 20:20:29 2015
4 131 jt_eaton
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/kim_2/TestBench.vcd"
6 133 jt_eaton
[dumpfile_mtime] "Tue Apr 14 20:14:58 2015"
7
[dumpfile_size] 239040960
8 131 jt_eaton
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/kim_2/wave.sav"
9 133 jt_eaton
[timestart] 5456861000
10 131 jt_eaton
[size] 1613 999
11
[pos] -1 -1
12 133 jt_eaton
*-20.000000 5459960500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13 131 jt_eaton
[treeopen] TB.
14
[treeopen] TB.test.
15 133 jt_eaton
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.core.
17
[treeopen] TB.test.dut.core.T6502.
18
[treeopen] TB.test.dut.core.T6502.cpu.
19
[treeopen] TB.test.dut.core.T6502.cpu.core.
20 131 jt_eaton
[sst_width] 223
21 133 jt_eaton
[signals_width] 174
22 131 jt_eaton
[sst_expanded] 1
23 133 jt_eaton
[sst_vpaned_height] 497
24 131 jt_eaton
@28
25
TB.test.RXD
26
TB.test.TXD
27
TB.test.VGABLUE[1:0]
28
TB.test.VGAGREEN[2:0]
29
TB.test.VGARED[2:0]
30
TB.test.VSYNC_N
31 133 jt_eaton
TB.test.HSYNC_N
32
@22
33
TB.test.display_model.segment0[3:0]
34
TB.test.display_model.segment1[3:0]
35
TB.test.display_model.segment2[3:0]
36
TB.test.display_model.segment3[3:0]
37
TB.test.dut.core.disp_io.PosD[15:0]
38
@28
39
TB.test.TXD
40
TB.test.RXD
41
TB.test.MEMWR
42
TB.test.MEMOE
43
@22
44
TB.test.MEMADR[23:1]
45
TB.test.MEMDB[15:0]
46
TB.test.dut.core.T6502.cpu.prog_counter[15:0]
47
@28
48
TB.test.dut.core.T6502.cpu.core.fetch_op
49
@22
50
TB.test.dut.core.T6502.cpu.core.index[7:0]
51
TB.test.dut.core.T6502.cpu.core.ir[7:0]
52
@28
53
TB.test.dut.core.T6502.cpu.core.clk
54
TB.test.dut.core.T6502.cpu.core.enable
55
TB.test.dut.core.T6502.cpu.core.last_prg_cnt_0
56
TB.test.dut.core.T6502.cpu.core.now_fetch_op
57 131 jt_eaton
@29
58 133 jt_eaton
TB.test.dut.core.T6502.cpu.core.wr
59 131 jt_eaton
[pattern_trace] 1
60
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.