OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [icarus/] [tim_2/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
3
[*] Tue Feb 17 17:53:53 2015
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/tim_2/TestBench.vcd"
6
[dumpfile_mtime] "Tue Feb 17 17:46:04 2015"
7
[dumpfile_size] 1190400552
8
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/tim_2/wave.sav"
9
[timestart] 0
10
[size] 1613 999
11
[pos] -1 -1
12
*-33.964344 194900500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.core.
17
[sst_width] 223
18
[signals_width] 158
19
[sst_expanded] 1
20
[sst_vpaned_height] 300
21
@22
22
TB.test.dut.core.alu_status[7:0]
23
TB.test.dut.core.ext_addr[23:1]
24
@28
25
TB.test.dut.core.jtag_tdi
26
TB.test.dut.core.one_usec
27
TB.test.dut.core.ps2_clk_pad_in
28
TB.test.dut.core.uart_txd_pad_out
29
@29
30
TB.test.dut.core.uart_rxd_pad_in
31
[pattern_trace] 1
32
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.