OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [testbenches/] [verilog/] [tb.ext] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
assign A_CLK   = clk;
2
assign CTS     = reset;
3
 
4
pullup pu_ramwait  ( RAMWAIT   );
5
pullup pu_memdb_0  ( MEMDB[0]  );
6
pullup pu_memdb_1  ( MEMDB[1]  );
7
pullup pu_memdb_2  ( MEMDB[2]  );
8
pullup pu_memdb_3  ( MEMDB[3]  );
9
pullup pu_memdb_4  ( MEMDB[4]  );
10
pullup pu_memdb_5  ( MEMDB[5]  );
11
pullup pu_memdb_6  ( MEMDB[6]  );
12
pullup pu_memdb_7  ( MEMDB[7]  );
13
pullup pu_memdb_8  ( MEMDB[8]  );
14
pullup pu_memdb_9  ( MEMDB[9]  );
15
pullup pu_memdb_10 ( MEMDB[10] );
16
pullup pu_memdb_11 ( MEMDB[11] );
17
pullup pu_memdb_12 ( MEMDB[12] );
18
pullup pu_memdb_13 ( MEMDB[13] );
19
pullup pu_memdb_14 ( MEMDB[14] );
20
pullup pu_memdb_15 ( MEMDB[15] );
21
pullup pu_flashststs ( FLASHSTSTS );
22
 
23
mt45w8mw12_def
24
psram (
25
    .clk    ( RAMCLK    ),
26
    .adv_n  ( RAMADV    ),
27
    .cre    ( RAMCRE    ),
28
    .o_wait ( RAMWAIT   ),
29
    .ce_n   ( RAMCS     ),
30
    .oe_n   ( MEMOE     ),
31
    .we_n   ( MEMWR     ),
32
    .lb_n   ( RAMLB     ),
33
    .ub_n   ( RAMUB     ),
34
    .addr   ( MEMADR    ),
35
    .dq     ( MEMDB     )
36
);
37
 
38
 
39
pullup pu_jtag ( JTAG_TDO );
40
 
41
pullup pu_jtag ( PS2C );
42
pullup pu_jtag ( PS2D );
43
 
44
 
45
reg [7:0] SW_reg;
46
 
47
initial
48
begin
49
SW_reg  = 8'h00;
50
end
51
 
52
assign SW = SW_reg;
53
 
54
 
55
assign STOP = 1'b0;
56
assign BAD = 1'b0;
57
 
58
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.