OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [doc/] [sch/] [io_module_mouse.sch] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
v 20100214 1
2
C 1900 300 1 0 0 in_port_vector.sym
3
{
4
T 1900 300 5 10 1 1 0 6 1 1
5
refdes=reg_mb_wdata[7:0]
6
}
7
C 1900 700 1 0 0 in_port_vector.sym
8
{
9
T 1900 700 5 10 1 1 0 6 1 1
10
refdes=reg_mb_addr[7:0]
11
}
12
C 1900 1100 1 0 0 in_port_vector.sym
13
{
14
T 1900 1100 5 10 1 1 0 6 1 1
15
refdes=pic_irq_in[7:0]
16
}
17
C 1900 1500 1 0 0 in_port_vector.sym
18
{
19
T 1900 1500 5 10 1 1 0 6 1 1
20
refdes=gpio_1_in[7:0]
21
}
22
C 1900 1900 1 0 0 in_port_vector.sym
23
{
24
T 1900 1900 5 10 1 1 0 6 1 1
25
refdes=gpio_0_in[7:0]
26
}
27
C 1900 2300 1 0 0 in_port.sym
28
{
29
T 1900 2300 5 10 1 1 0 6 1 1
30
refdes=uart_rxd_pad_in
31
}
32
C 1900 2700 1 0 0 in_port.sym
33
{
34
T 1900 2700 5 10 1 1 0 6 1 1
35
refdes=reset
36
}
37
C 1900 3100 1 0 0 in_port.sym
38
{
39
T 1900 3100 5 10 1 1 0 6 1 1
40
refdes=reg_mb_wr
41
}
42
C 1900 3500 1 0 0 in_port.sym
43
{
44
T 1900 3500 5 10 1 1 0 6 1 1
45
refdes=reg_mb_rd
46
}
47
C 1900 3900 1 0 0 in_port.sym
48
{
49
T 1900 3900 5 10 1 1 0 6 1 1
50
refdes=reg_mb_cs
51
}
52
C 1900 4300 1 0 0 in_port.sym
53
{
54
T 1900 4300 5 10 1 1 0 6 1 1
55
refdes=ps2_data_pad_in
56
}
57
C 1900 4700 1 0 0 in_port.sym
58
{
59
T 1900 4700 5 10 1 1 0 6 1 1
60
refdes=ps2_clk_pad_in
61
}
62
C 1900 5100 1 0 0 in_port.sym
63
{
64
T 1900 5100 5 10 1 1 0 6 1 1
65
refdes=enable
66
}
67
C 1900 5500 1 0 0 in_port.sym
68
{
69
T 1900 5500 5 10 1 1 0 6 1 1
70
refdes=cts_pad_in
71
}
72
C 1900 5900 1 0 0 in_port.sym
73
{
74
T 1900 5900 5 10 1 1 0 6 1 1
75
refdes=clk
76
}
77
C 5000 300  1 0  0 out_port_vector.sym
78
{
79
T 6000 300 5  10 1 1 0 0 1 1
80
refdes=y_pos[9:0]
81
}
82
C 5000 700  1 0  0 out_port_vector.sym
83
{
84
T 6000 700 5  10 1 1 0 0 1 1
85
refdes=x_pos[9:0]
86
}
87
C 5000 1100  1 0  0 out_port_vector.sym
88
{
89
T 6000 1100 5  10 1 1 0 0 1 1
90
refdes=timer_irq[1:0]
91
}
92
C 5000 1500  1 0  0 out_port_vector.sym
93
{
94
T 6000 1500 5  10 1 1 0 0 1 1
95
refdes=reg_mb_rdata[15:0]
96
}
97
C 5000 1900  1 0  0 out_port_vector.sym
98
{
99
T 6000 1900 5  10 1 1 0 0 1 1
100
refdes=gpio_1_out[7:0]
101
}
102
C 5000 2300  1 0  0 out_port_vector.sym
103
{
104
T 6000 2300 5  10 1 1 0 0 1 1
105
refdes=gpio_1_oe[7:0]
106
}
107
C 5000 2700  1 0  0 out_port_vector.sym
108
{
109
T 6000 2700 5  10 1 1 0 0 1 1
110
refdes=gpio_0_out[7:0]
111
}
112
C 5000 3100  1 0  0 out_port_vector.sym
113
{
114
T 6000 3100 5  10 1 1 0 0 1 1
115
refdes=gpio_0_oe[7:0]
116
}
117
C 5000 3500  1 0 0 out_port.sym
118
{
119
T 6000 3500 5  10 1 1 0 0 1 1
120
refdes=wait_n
121
}
122
C 5000 3900  1 0 0 out_port.sym
123
{
124
T 6000 3900 5  10 1 1 0 0 1 1
125
refdes=uart_txd_pad_out
126
}
127
C 5000 4300  1 0 0 out_port.sym
128
{
129
T 6000 4300 5  10 1 1 0 0 1 1
130
refdes=tx_irq
131
}
132
C 5000 4700  1 0 0 out_port.sym
133
{
134
T 6000 4700 5  10 1 1 0 0 1 1
135
refdes=rx_irq
136
}
137
C 5000 5100  1 0 0 out_port.sym
138
{
139
T 6000 5100 5  10 1 1 0 0 1 1
140
refdes=rts_pad_out
141
}
142
C 5000 5500  1 0 0 out_port.sym
143
{
144
T 6000 5500 5  10 1 1 0 0 1 1
145
refdes=reg_mb_wait
146
}
147
C 5000 5900  1 0 0 out_port.sym
148
{
149
T 6000 5900 5  10 1 1 0 0 1 1
150
refdes=ps2_data_pad_oe
151
}
152
C 5000 6300  1 0 0 out_port.sym
153
{
154
T 6000 6300 5  10 1 1 0 0 1 1
155
refdes=ps2_data_avail
156
}
157
C 5000 6700  1 0 0 out_port.sym
158
{
159
T 6000 6700 5  10 1 1 0 0 1 1
160
refdes=ps2_clk_pad_oe
161
}
162
C 5000 7100  1 0 0 out_port.sym
163
{
164
T 6000 7100 5  10 1 1 0 0 1 1
165
refdes=pic_nmi
166
}
167
C 5000 7500  1 0 0 out_port.sym
168
{
169
T 6000 7500 5  10 1 1 0 0 1 1
170
refdes=pic_irq
171
}
172
C 5000 7900  1 0 0 out_port.sym
173
{
174
T 6000 7900 5  10 1 1 0 0 1 1
175
refdes=new_packet
176
}
177
C 5000 8300  1 0 0 out_port.sym
178
{
179
T 6000 8300 5  10 1 1 0 0 1 1
180
refdes=ms_right
181
}
182
C 5000 8700  1 0 0 out_port.sym
183
{
184
T 6000 8700 5  10 1 1 0 0 1 1
185
refdes=ms_mid
186
}
187
C 5000 9100  1 0 0 out_port.sym
188
{
189
T 6000 9100 5  10 1 1 0 0 1 1
190
refdes=ms_left
191
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.