OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_ext_mem_interface/] [sim/] [testbenches/] [xml/] [io_ext_mem_interface_def_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
io
39
io_ext_mem_interface
40
def_lint
41
 
42
 
43
 
44
 
45 133 jt_eaton
46 131 jt_eaton
 
47 133 jt_eaton
48
  elab_verilog
49
  102.1
50
  none
51
  :*Simulation:*
52
>
53
  ./tools/verilog/elab_verilog
54
    
55
    
56
      configuration
57
      default
58
    
59
    
60
      dest_dir
61
      io_ports
62
    
63
  
64
65 131 jt_eaton
 
66 133 jt_eaton
67
  gen_design
68
  102.1
69
  none
70
  :*Simulation:*
71
>
72
  ./tools/verilog/gen_design
73
    
74
    
75
      dest_dir
76
      io_ports
77
    
78
  
79
80 131 jt_eaton
 
81 133 jt_eaton
82 131 jt_eaton
 
83 133 jt_eaton
 
84
 
85
 
86 131 jt_eaton
87
 
88
       
89
 
90
              
91
              Dut
92
              
93
              
94
                                   spirit:library="io"
95
                                   spirit:name="io_ext_mem_interface"
96
                                   spirit:version="def_dut.params"/>
97
              
98
              
99
 
100
 
101
              
102
              lint
103
              :*Lint:*
104
              Verilog
105
              fs-lint
106
              
107
 
108
 
109
              
110
              rtl_check
111
              
112
              
113
                                   spirit:library="Testbench"
114
                                   spirit:name="toolflow"
115
                                   spirit:version="rtl_check"/>
116
              
117
              
118
 
119
      
120
 
121
 
122
 
123
 
124
 
125
 
126
127
 
128
 
129
 
130
 
131
  
132
 
133
 
134
 
135
    
136
      fs-lint
137
 
138
      
139
        
140
        ../verilog/lint/io_ext_mem_interface_def_lint
141
        verilogSource
142
        module
143
      
144
 
145
 
146
 
147
    
148
 
149
 
150
 
151
 
152
 
153
  
154
 
155
 
156

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.