URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_gpio/] [rtl/] [xml/] [io_gpio_def.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
io
io_gpio
def  default
 
 

 
 slave_clk
  
  
  
    
      
        clk
        clk
      
    
 
 
 
 slave_reset
  
  
  
    
      
        reset
        reset
      
    
 
 
 mb
   
   
   little
   8
     
 
     
 
 
        
         rdata
         
         rdata
           wire
           70
         
       
 
 
        
         wdata
         
         wdata
           70
         
       
 
 
        
         addr
         
         addr
           30
         
       
 
 
        
         rd
         
         rd
         
       
 
        
         wr
         
         wr
         
       
 
        
         cs
         
         cs
         
       
 
      
  
 
 
 

 
 
 
 

 
 
 
 
 
 

  gen_registers
  102.1
  common
  none
  ./tools/regtool/gen_registers
    
    
      bus_intf
      mb
    
    
      dest_dir
      ../verilog
    
  

 
 
 
 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
   
    
      destination
      io_gpio_def
    
  

 
 

 
 
 
  
 
    
      fs-common
 
 
      
        
        ../verilog/top.body
        verilogSourcefragment
      
 
    
 
 
    
      fs-sim
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/io_gpio_def
        verilogSourcemodule
      
 
 
     
        mb
        ../verilog/io_gpio_def_mb
        verilogSourcemodule
      
 
 
 
      
        dest_dir
        ../views/sim/
        verilogSourcelibraryDir
      
 
 
    
 
 
 
  
 
 
 
 
 

       
 
 
 
              
              verilog
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilog"/>
              
              
 
 
 
 
 
              
              commoncommon
 
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              doc
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
      
 
 
 
 
 

 
enable
wire
in

 
 
gpio_0_out
wire
out
70

 
gpio_0_oe
wire
out
70

 
 
 
gpio_0_in
wire
in
70

 
 
gpio_1_out
wire
out
70

 
gpio_1_oe
wire
out
70

 
 
gpio_1_in
wire
in
70

 
 
 

 

 
 
 
 
 


 
8
 mb

 mb
 0x0000
 
  
  mb_microbus
  0x10
  8
 
 
 
   gpio_0_out
   0x2
   8
   read-write
  
 
 
   gpio_0_oe
   0x1
   8
   read-write
  
 
 
   gpio_0_in
   0x0
   8
   read-only
  
 
 
 
   gpio_1_out
   0x6
   8
   read-write
  
 
 
   gpio_1_oe
   0x5
   8
   read-write
  
 
 
   gpio_1_in
   0x4
   8
   read-only
  
 
 
  
 
 

 

 
 
 
 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_gpio/] [rtl/] [xml/] [io_gpio_def.xml] - Blame information for rev 134

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`io`
39			`io_gpio`
40			`def default`
41
42
43
44
45			`slave_clk`
46
47
48
49
50
51			`clk`
52			`clk`
53
54
55
56
57
58			`slave_reset`
59
60
61
62
63
64			`reset`
65			`reset`
66
67
68
69
70			`mb`
71
72
73			`little`
74			`8`
75
76
77
78
79
80
81			`rdata`
82
83			`rdata`
84			`wire`
85			`70`
86
87
88
89
90
91			`wdata`
92
93			`wdata`
94			`70`
95
96
97
98
99
100			`addr`
101
102			`addr`
103			`30`
104
105
106
107
108
109			`rd`
110
111			`rd`
112
113
114
115
116			`wr`
117
118			`wr`
119
120
121
122
123			`cs`
124
125			`cs`
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147			`gen_registers`
148	133	jt_eaton	`102.1`
149	131	jt_eaton	`common`
150			`none`
151			`./tools/regtool/gen_registers`
152
153
154			`bus_intf`
155			`mb`
156
157
158			`dest_dir`
159			`../verilog`
160
161
162
163
164
165	133	jt_eaton
166
167
168
169	131	jt_eaton
170			`gen_verilog`
171			`104.0`
172			`none`
173			`common`
174			`./tools/verilog/gen_verilog`
175
176
177			`destination`
178	134	jt_eaton	`io_gpio_def`
179	131	jt_eaton
180
181
182
183
184
185
186
187
188
189
190
191			`fs-common`
192
193
194
195
196			`../verilog/top.body`
197			`verilogSourcefragment`
198
199
200
201
202
203
204			`fs-sim`
205
206
207
208			`../verilog/copyright.v`
209			`verilogSourceinclude`
210
211
212
213
214	134	jt_eaton	`../verilog/common/io_gpio_def`
215	131	jt_eaton	`verilogSourcemodule`
216
217
218
219
220			`mb`
221			`../verilog/io_gpio_def_mb`
222			`verilogSourcemodule`
223
224
225
226
227	134	jt_eaton
228			`dest_dir`
229			`../views/sim/`
230			`verilogSourcelibraryDir`
231
232	131	jt_eaton
233	134	jt_eaton
234	131	jt_eaton
235
236
237
238
239
240
241
242
243
244
245
246
247
248	133	jt_eaton
249	131	jt_eaton
250			`verilog`
251
252
253			`spirit:library="Testbench"`
254			`spirit:name="toolflow"`
255			`spirit:version="verilog"/>`
256
257
258
259
260
261
262
263
264			`commoncommon`
265
266			`Verilog`
267
268
269			`fs-common`
270
271
272
273
274			`sim:Simulation:`
275			`Verilog`
276
277
278			`fs-sim`
279
280
281
282
283			`syn:Synthesis:`
284			`Verilog`
285
286
287			`fs-sim`
288
289
290
291
292
293			`doc`
294
295
296			`spirit:library="Testbench"`
297			`spirit:name="toolflow"`
298			`spirit:version="documentation"/>`
299
300			`:Documentation:`
301			`Verilog`
302
303
304
305
306
307
308
309
310
311
312
313
314			`enable`
315			`wire`
316			`in`
317
318
319
320			`gpio_0_out`
321			`wire`
322			`out`
323			`70`
324
325
326			`gpio_0_oe`
327			`wire`
328			`out`
329			`70`
330
331
332
333
334			`gpio_0_in`
335			`wire`
336			`in`
337			`70`
338
339
340
341			`gpio_1_out`
342			`wire`
343			`out`
344			`70`
345
346
347			`gpio_1_oe`
348			`wire`
349			`out`
350			`70`
351
352
353
354			`gpio_1_in`
355			`wire`
356			`in`
357			`70`
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373			`8`
374			`mb`
375
376			`mb`
377			`0x0000`
378
379
380			`mb_microbus`
381			`0x10`
382			`8`
383
384
385
386			`gpio_0_out`
387			`0x2`
388			`8`
389			`read-write`
390
391
392
393			`gpio_0_oe`
394			`0x1`
395			`8`
396			`read-write`
397
398
399
400			`gpio_0_in`
401			`0x0`
402			`8`
403			`read-only`
404
405
406
407
408			`gpio_1_out`
409			`0x6`
410			`8`
411			`read-write`
412
413
414
415			`gpio_1_oe`
416			`0x5`
417			`8`
418			`read-write`
419
420
421
422			`gpio_1_in`
423			`0x4`
424			`8`
425			`read-only`
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442