OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_module/] [sim/] [testbenches/] [xml/] [io_module_def_duth.design.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9
10
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
11
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
14
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
15
opencores.org
16
io
17
io_module
18
def_duth.design
19
20
 
21
22
clk
23
24
25
26
 
27
28
cts_pad_in
29
30
31
32
 
33
34
enable
35
36
37
38
 
39
40
ext_addr
41
42
43
44
 
45
46
ext_cs
47
48
49
50
 
51
52
ext_lb
53
54
55
56
 
57
58
ext_rd
59
60
61
62
 
63
64
ext_rdata
65
66
67
68
 
69
70
ext_stb
71
72
73
74
 
75
76
ext_ub
77
78
79
80
 
81
82
ext_wait
83
84
85
86
 
87
88
ext_wdata
89
90
91
92
 
93
94
ext_wr
95
96
97
98
 
99
100
gpio_0_in
101
102
103
104
 
105
106
gpio_0_oe
107
108
109
110
 
111
112
gpio_0_out
113
114
115
116
 
117
118
gpio_1_in
119
120
121
122
 
123
124
gpio_1_oe
125
126
127
128
 
129
130
gpio_1_out
131
132
133
134
 
135
136
int_out
137
138
139
140
 
141
142
mem_addr
143
144
145
146
 
147
148
mem_cs
149
150
151
152
 
153
154
mem_rd
155
156
157
158
 
159
160
mem_rdata
161
162
163
164
 
165
166
mem_wait
167
168
169
170
 
171
172
mem_wdata
173
174
175
176
 
177
178
mem_wr
179
180
181
182
 
183
184
ms_left
185
186
187
188
 
189
190
ms_mid
191
192
193
194
 
195
196
ms_right
197
198
199
200
 
201
202
new_packet
203
204
205
206
 
207
208
pic_irq
209
210
211
212
 
213
214
pic_irq_in
215
216
217
218
 
219
220
pic_nmi
221
222
223
224
 
225
226
ps2_clk_pad_in
227
228
229
230
 
231
232
ps2_clk_pad_oe
233
234
235
236
 
237
238
ps2_data_avail
239
240
241
242
 
243
244
ps2_data_pad_in
245
246
247
248
 
249
250
ps2_data_pad_oe
251
252
253
254
 
255
256
reg_mb_addr
257
258
259
260
 
261
262
reg_mb_cs
263
264
265
266
 
267
268
reg_mb_rd
269
270
271
272
 
273
274
reg_mb_rdata
275
276
277
278
 
279
280
reg_mb_wait
281
282
283
284
 
285
286
reg_mb_wdata
287
288
289
290
 
291
292
reg_mb_wr
293
294
295
296
 
297
298
reset
299
300
301
302
 
303
304
rts_pad_out
305
306
307
308
 
309
310
rx_irq
311
312
313
314
 
315
316
timer_irq
317
318
319
320
 
321
322
tx_irq
323
324
325
326
 
327
328
uart_rxd_pad_in
329
330
331
332
 
333
334
uart_txd_pad_out
335
336
337
338
 
339
340
vector
341
342
343
344
 
345
346
vga_blue_pad_out
347
348
349
350
 
351
352
vga_green_pad_out
353
354
355
356
 
357
358
vga_hsync_n_pad_out
359
360
361
362
 
363
364
vga_red_pad_out
365
366
367
368
 
369
370
vga_vsync_n_pad_out
371
372
373
374
 
375
376
vic_irq_in
377
378
379
380
 
381
382
x_pos
383
384
385
386
 
387
388
y_pos
389
390
391
392
 
393
 
394
395
396
 
397
398
dut
399
400
401
402
403
404

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.