URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_ps2/] [rtl/] [xml/] [io_ps2_def.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
io
io_ps2
def  default
 
 

 
 slave_clk
  
  
  
    
      
        clk
        clk
      
    
 
 
 
 slave_reset
  
  
  
    
      
        reset
        reset
      
    
 
 
 
mb
   
   
   little
   8
     
     
        
         rdata
         
         rdata
           wire
           70
         
       
 
        
         addr
         
         addr
           30
         
       
 
 
        
         wdata
         
         wdata
           70
         
       
 
 
        
         rd
         
         rd
         
       
 
        
         wr
         
         wr
         
       
 
        
         cs
         
         cs
         
       
 
      
  
 
 

 
 
 

 
 
 
 
 
 

  gen_registers
  102.1
  common
  none
  ./tools/regtool/gen_registers
    
    
      bus_intf
      mb
    
    
      dest_dir
      ../verilog
    
  

 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      destination
      io_ps2_def
    
  

 
 
 

 
 
 
  
 
    
      fs-common
 
      
        
        ../verilog/top.body
        verilogSourcefragment
      
 
    
 
 
    
      fs-sim
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/io_ps2_def
        verilogSourcemodule
      
 
      
        mb
        ../verilog/io_ps2_def_mb
        verilogSourcemodule
      
 
 
 
    
 
 
 
    
      fs-syn
 
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/io_ps2_def
        verilogSourcemodule
      
 
      
        mb
        ../verilog/io_ps2_def_mb
        verilogSourcemodule
      
 
 
 
 
 
    
 
 
 
 
  
 
 
 
 
 

       
 
              
              Hierarchical
 
              
                                   spirit:library="io"
                                   spirit:name="io_ps2"
                                   spirit:version="def.design"/>
              
 
 
              
              verilog
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilog"/>
              
              
 
 
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-syn
                     
              
 
 
              
              doc
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
      
 
 
 
 
 

 
 
enable
wire
in

 
 
 
rcv_data_avail
wire
out

 
 
 
 

 

 
 
 
 


 mb
8

 mb
 0x00
 
  
  mb_microbus
  0x10
  8
 
 
 
   ps2_data
   0x0
   8
   read-only
  
 
 
   wdata_buf
   0x0
   8
   write-only
  
 
 
   status
   0x2
   8
   read-only
  
 
 
   cntrl
   0x4
   8
   read-write
  
 
 
 
 
  
 
 

 

 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_ps2/] [rtl/] [xml/] [io_ps2_def.xml] - Blame information for rev 134

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`io`
39			`io_ps2`
40			`def default`
41
42
43
44
45			`slave_clk`
46
47
48
49
50
51			`clk`
52			`clk`
53
54
55
56
57
58			`slave_reset`
59
60
61
62
63
64			`reset`
65			`reset`
66
67
68
69
70
71			`mb`
72
73
74			`little`
75			`8`
76
77
78
79			`rdata`
80
81			`rdata`
82			`wire`
83			`70`
84
85
86
87
88			`addr`
89
90			`addr`
91			`30`
92
93
94
95
96
97			`wdata`
98
99			`wdata`
100			`70`
101
102
103
104
105
106			`rd`
107
108			`rd`
109
110
111
112
113			`wr`
114
115			`wr`
116
117
118
119
120			`cs`
121
122			`cs`
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142			`gen_registers`
143	133	jt_eaton	`102.1`
144	131	jt_eaton	`common`
145			`none`
146			`./tools/regtool/gen_registers`
147
148
149			`bus_intf`
150			`mb`
151
152
153			`dest_dir`
154			`../verilog`
155
156
157
158
159
160
161
162			`gen_verilog`
163			`104.0`
164			`none`
165			`common`
166			`./tools/verilog/gen_verilog`
167
168
169			`destination`
170	134	jt_eaton	`io_ps2_def`
171	131	jt_eaton
172
173
174
175
176
177
178
179
180
181
182
183
184			`fs-common`
185
186
187
188			`../verilog/top.body`
189			`verilogSourcefragment`
190
191
192
193
194
195
196			`fs-sim`
197
198
199
200			`../verilog/copyright.v`
201			`verilogSourceinclude`
202
203
204
205
206	134	jt_eaton	`../verilog/common/io_ps2_def`
207	131	jt_eaton	`verilogSourcemodule`
208
209
210
211			`mb`
212			`../verilog/io_ps2_def_mb`
213			`verilogSourcemodule`
214
215
216
217
218
219
220
221
222
223			`fs-syn`
224
225
226
227
228			`../verilog/copyright.v`
229			`verilogSourceinclude`
230
231
232
233
234	134	jt_eaton	`../verilog/common/io_ps2_def`
235	131	jt_eaton	`verilogSourcemodule`
236
237
238
239			`mb`
240			`../verilog/io_ps2_def_mb`
241			`verilogSourcemodule`
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263			`Hierarchical`
264
265
266			`spirit:library="io"`
267			`spirit:name="io_ps2"`
268			`spirit:version="def.design"/>`
269
270
271
272
273			`verilog`
274
275
276			`spirit:library="Testbench"`
277			`spirit:name="toolflow"`
278			`spirit:version="verilog"/>`
279
280
281
282
283
284
285
286
287			`commoncommon`
288			`Verilog`
289
290
291			`fs-common`
292
293
294
295
296			`sim:Simulation:`
297			`Verilog`
298
299
300			`fs-sim`
301
302
303
304
305
306			`syn:Synthesis:`
307			`Verilog`
308
309
310			`fs-syn`
311
312
313
314
315
316			`doc`
317
318
319			`spirit:library="Testbench"`
320			`spirit:name="toolflow"`
321			`spirit:version="documentation"/>`
322
323			`:Documentation:`
324			`Verilog`
325
326
327
328
329
330
331
332
333
334
335
336
337
338			`enable`
339			`wire`
340			`in`
341
342
343
344
345			`rcv_data_avail`
346			`wire`
347			`out`
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362			`mb`
363			`8`
364
365			`mb`
366			`0x00`
367
368
369			`mb_microbus`
370			`0x10`
371			`8`
372
373
374
375			`ps2_data`
376			`0x0`
377			`8`
378			`read-only`
379
380
381
382			`wdata_buf`
383			`0x0`
384			`8`
385			`write-only`
386
387
388
389			`status`
390			`0x2`
391			`8`
392			`read-only`
393
394
395
396			`cntrl`
397			`0x4`
398			`8`
399			`read-write`
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414