URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [rtl/] [xml/] [io_uart_def.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
io
io_uart
def  default
 
 
 

 
 slave_clk
  
  
  
    
      
        clk
        clk
      
    
 
 
 
 slave_reset
  
  
  
    
      
        reset
        reset
      
    
 
 
 
 
mb
   
   
   little
   8
     
     
        
         rdata
         
         rdata
           wire
           70
         
       
 
        
         addr
         
         addr
           30
         
       
 
        
         wdata
         
         wdata
           70
         
       
 
 
        
         rd
         
         rd
         
       
 
        
         wr
         
         wr
         
       
 
        
         cs
         
         cs
         
       
 
      
  
 
 
 

 
 
 

 
 
 
 
 
 

  gen_registers
  102.1
  common
  none
  ./tools/regtool/gen_registers
    
    
      bus_intf
      mb
    
    
      dest_dir
      ../verilog
    
  

 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      destination
      io_uart_def
    
  

 
 
 
 

 
 
 
  
 
    
      fs-common
 
      
        
        ../verilog/top.body
        verilogSourcefragment
      
 
    
 
    
      fs-sim
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
 
      
        
        ../verilog/common/io_uart_def
        verilogSourcemodule
      
 
      
        mb
        ../verilog/io_uart_def_mb
        verilogSourcemodule
      
 
 
 
 
    
 
 
 
 
  
 
 
 
 

       
 
              
              Hierarchical
 
              
                                   spirit:library="io"
                                   spirit:name="io_uart"
                                   spirit:version="def.design"/>
              
 
 
              
              verilog
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilog"/>
              
              
 
 
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              doc
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
      
 
 
 
 
 

 
PRESCALE5'b01100
PRE_SIZE5
DIV0

 
 

 
 
enable
wire
in

 
 
 
cts_pad_in
wire
in

 
rts_pad_out
wire
out

 
rx_irq
reg
out

 
tx_irq
reg
out

 

 

 
 
 
 
 
 
 


 mb
8

 mb
 0x00
 
  
  mb_microbus
  0x10
  8
 
 
 
   xmit_data
   0x0
   8
   write-only
  
 
 
   rcv_data
   0x2
   8
   read-only
  
 
 
 
   cntrl
   0x4
   8
   read-write
  
 
 
   status
   0x6
   8
   read-only
  
 
 
  
 
 

 

 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [rtl/] [xml/] [io_uart_def.xml] - Blame information for rev 134

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`io`
39			`io_uart`
40			`def default`
41
42
43
44
45
46			`slave_clk`
47
48
49
50
51
52			`clk`
53			`clk`
54
55
56
57
58
59			`slave_reset`
60
61
62
63
64
65			`reset`
66			`reset`
67
68
69
70
71
72
73			`mb`
74
75
76			`little`
77			`8`
78
79
80
81			`rdata`
82
83			`rdata`
84			`wire`
85			`70`
86
87
88
89
90			`addr`
91
92			`addr`
93			`30`
94
95
96
97
98			`wdata`
99
100			`wdata`
101			`70`
102
103
104
105
106
107			`rd`
108
109			`rd`
110
111
112
113
114			`wr`
115
116			`wr`
117
118
119
120
121			`cs`
122
123			`cs`
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144			`gen_registers`
145	133	jt_eaton	`102.1`
146	131	jt_eaton	`common`
147			`none`
148			`./tools/regtool/gen_registers`
149
150
151			`bus_intf`
152			`mb`
153
154
155			`dest_dir`
156			`../verilog`
157
158
159
160
161
162			`gen_verilog`
163			`104.0`
164			`none`
165			`common`
166			`./tools/verilog/gen_verilog`
167
168
169			`destination`
170	134	jt_eaton	`io_uart_def`
171	131	jt_eaton
172
173
174
175
176
177
178
179
180
181
182
183
184
185			`fs-common`
186
187
188
189			`../verilog/top.body`
190			`verilogSourcefragment`
191
192
193
194
195
196			`fs-sim`
197
198
199
200			`../verilog/copyright.v`
201			`verilogSourceinclude`
202
203
204
205
206
207	134	jt_eaton	`../verilog/common/io_uart_def`
208	131	jt_eaton	`verilogSourcemodule`
209
210
211
212			`mb`
213			`../verilog/io_uart_def_mb`
214			`verilogSourcemodule`
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234			`Hierarchical`
235
236
237			`spirit:library="io"`
238			`spirit:name="io_uart"`
239			`spirit:version="def.design"/>`
240
241
242
243
244			`verilog`
245
246
247			`spirit:library="Testbench"`
248			`spirit:name="toolflow"`
249			`spirit:version="verilog"/>`
250
251
252
253
254
255
256
257
258			`commoncommon`
259			`Verilog`
260
261
262			`fs-common`
263
264
265
266
267			`sim:Simulation:`
268			`Verilog`
269
270
271			`fs-sim`
272
273
274
275
276
277			`syn:Synthesis:`
278			`Verilog`
279
280
281			`fs-sim`
282
283
284
285
286
287			`doc`
288
289
290			`spirit:library="Testbench"`
291			`spirit:name="toolflow"`
292			`spirit:version="documentation"/>`
293
294			`:Documentation:`
295			`Verilog`
296
297
298
299
300
301
302
303
304
305
306
307
308			`PRESCALE5'b01100`
309			`PRE_SIZE5`
310			`DIV0`
311
312
313
314
315
316
317			`enable`
318			`wire`
319			`in`
320
321
322
323
324			`cts_pad_in`
325			`wire`
326			`in`
327
328
329			`rts_pad_out`
330			`wire`
331			`out`
332
333
334			`rx_irq`
335			`reg`
336			`out`
337
338
339			`tx_irq`
340			`reg`
341			`out`
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356			`mb`
357			`8`
358
359			`mb`
360			`0x00`
361
362
363			`mb_microbus`
364			`0x10`
365			`8`
366
367
368
369			`xmit_data`
370			`0x0`
371			`8`
372			`write-only`
373
374
375
376			`rcv_data`
377			`0x2`
378			`8`
379			`read-only`
380
381
382
383
384			`cntrl`
385			`0x4`
386			`8`
387			`read-write`
388
389
390
391			`status`
392			`0x6`
393			`8`
394			`read-only`
395
396
397
398
399
400
401
402
403
404
405
406
407
408