URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [rtl/] [xml/] [io_uart_tx.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
io
io_uart
tx  default
 
 
 

 
 slave_clk
  
  
  
    
      
        clk
        clk
      
    
 
 
 
 slave_reset
  
  
  
    
      
        reset
        reset
      
    
 
 
 
 
mb
   
   
   little
   8
     
     
        
         rdata
         
         rdata
           wire
           70
         
       
 
        
         addr
         
         addr
           30
         
       
 
        
         wdata
         
         wdata
           70
         
       
 
 
        
         rd
         
         rd
         
       
 
        
         wr
         
         wr
         
       
 
        
         cs
         
         cs
         
       
 
      
  
 
 
 

 
 
 

 
 
 
 
 
 

  gen_registers
  103.0
  common
  none
  ./tools/regtool/gen_registers
    
    
      bus_intf
      mb
    
    
      dest_dir
      ../verilog
    
  

 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      destination
      top
    
    
      dest_dir
      ../verilog
    
  

 
 
 
 

 
 
 
  
 
    
      fs-common
 
      
        
        ../verilog/top.body
        verilogSourcefragment
      
 
 
    
 
    
      fs-sim
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/top
        verilogSourcemodule
      
 
      
        mb
        ../verilog/io_uart_tx_mb
        verilogSourcemodule
      
 
    
 
 
 
 
  
 
 
 
 

       
 
              
              Hierarchical
 
              
                                   spirit:library="io"
                                   spirit:name="io_uart"
                                   spirit:version="tx.design"/>
              
 
 
              
              verilog
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilog"/>
              
              
 
 
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
 
              
              doc
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
      
 
 
 
 
 

PRESCALE5'b01100
PRE_SIZE5
DIV0
TX_FIFO_SIZE3
TX_FIFO_WORDS8

 
 

 
 
enable
wire
in

 
 
 
cts_pad_in
wire
in

 
rts_pad_out
wire
out

 
rx_irq
reg
out

 
tx_irq
reg
out

 

 

 
 
 
 
 


 mb
8

 mb
 0x00
 
  
  mb_microbus
  0x10
  8
 
 
 
   xmit_data
   0x0
   8
   write-only
  
 
 
   rcv_data
   0x2
   8
   read-only
  
 
 
 
   cntrl
   0x4
   8
   read-write
  
 
 
   status
   0x6
   8
   read-only
  
 
 
  
 
 

 

 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [rtl/] [xml/] [io_uart_tx.xml] - Blame information for rev 131

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`io`
39			`io_uart`
40			`tx default`
41
42
43
44
45
46			`slave_clk`
47
48
49
50
51
52			`clk`
53			`clk`
54
55
56
57
58
59			`slave_reset`
60
61
62
63
64
65			`reset`
66			`reset`
67
68
69
70
71
72
73			`mb`
74
75
76			`little`
77			`8`
78
79
80
81			`rdata`
82
83			`rdata`
84			`wire`
85			`70`
86
87
88
89
90			`addr`
91
92			`addr`
93			`30`
94
95
96
97
98			`wdata`
99
100			`wdata`
101			`70`
102
103
104
105
106
107			`rd`
108
109			`rd`
110
111
112
113
114			`wr`
115
116			`wr`
117
118
119
120
121			`cs`
122
123			`cs`
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144			`gen_registers`
145			`103.0`
146			`common`
147			`none`
148			`./tools/regtool/gen_registers`
149
150
151			`bus_intf`
152			`mb`
153
154
155			`dest_dir`
156			`../verilog`
157
158
159
160
161
162			`gen_verilog`
163			`104.0`
164			`none`
165			`common`
166			`./tools/verilog/gen_verilog`
167
168
169			`destination`
170			`top`
171
172
173			`dest_dir`
174			`../verilog`
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189			`fs-common`
190
191
192
193			`../verilog/top.body`
194			`verilogSourcefragment`
195
196
197
198
199
200
201			`fs-sim`
202
203
204
205			`../verilog/copyright.v`
206			`verilogSourceinclude`
207
208
209
210
211			`../verilog/common/top`
212			`verilogSourcemodule`
213
214
215
216			`mb`
217			`../verilog/io_uart_tx_mb`
218			`verilogSourcemodule`
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235			`Hierarchical`
236
237
238			`spirit:library="io"`
239			`spirit:name="io_uart"`
240			`spirit:version="tx.design"/>`
241
242
243
244
245			`verilog`
246
247
248			`spirit:library="Testbench"`
249			`spirit:name="toolflow"`
250			`spirit:version="verilog"/>`
251
252
253
254
255
256
257
258
259			`commoncommon`
260			`Verilog`
261
262
263			`fs-common`
264
265
266
267
268			`sim:Simulation:`
269			`Verilog`
270
271
272			`fs-sim`
273
274
275
276
277
278			`syn:Synthesis:`
279			`Verilog`
280
281
282			`fs-sim`
283
284
285
286
287
288
289			`doc`
290
291
292			`spirit:library="Testbench"`
293			`spirit:name="toolflow"`
294			`spirit:version="documentation"/>`
295
296			`:Documentation:`
297			`Verilog`
298
299
300
301
302
303
304
305
306
307
308
309			`PRESCALE5'b01100`
310			`PRE_SIZE5`
311			`DIV0`
312			`TX_FIFO_SIZE3`
313			`TX_FIFO_WORDS8`
314
315
316
317
318
319
320			`enable`
321			`wire`
322			`in`
323
324
325
326
327			`cts_pad_in`
328			`wire`
329			`in`
330
331
332			`rts_pad_out`
333			`wire`
334			`out`
335
336
337			`rx_irq`
338			`reg`
339			`out`
340
341
342			`tx_irq`
343			`reg`
344			`out`
345
346
347
348
349
350
351
352
353
354
355
356
357			`mb`
358			`8`
359
360			`mb`
361			`0x00`
362
363
364			`mb_microbus`
365			`0x10`
366			`8`
367
368
369
370			`xmit_data`
371			`0x0`
372			`8`
373			`write-only`
374
375
376
377			`rcv_data`
378			`0x2`
379			`8`
380			`read-only`
381
382
383
384
385			`cntrl`
386			`0x4`
387			`8`
388			`read-write`
389
390
391
392			`status`
393			`0x6`
394			`8`
395			`read-only`
396
397
398
399
400
401
402
403
404
405
406
407
408
409