URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [sim/] [testbenches/] [xml/] [io_uart_def_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
io
io_uart
def_lint
 
 

 

  elab_verilog
  102.1
  none
  :*Simulation:*
>
  ./tools/verilog/elab_verilog
    
    
      configuration
      default
    
    
      dest_dir
      io_ports
    
  

 

  gen_design
  102.1
  none
  :*Simulation:*
>
  ./tools/verilog/gen_design
    
    
      dest_dir
      io_ports
    
  

 

 
 
 
 
 
 

 

    BUS_ADDR_WIDTH4
    UART_MODEL_CLKCNT4'b1100
    UART_MODEL_SIZE4

 
 
       
 
              
              Dut
              
              
                                   spirit:library="io"
                                   spirit:name="io_uart"
                                   spirit:version="def_dut.params"/>
              
              
 
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
 
              
              rtl_check
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="rtl_check"/>
              
              
 
 
 
      
 
 
 
 

 
 
 
 
  
 
 
 
 
 
 
    
      fs-lint
 
      
        
        ../verilog/lint/io_uart_def_lint
        verilogSource
        module
      
 
 
    
 
 
 
 
  
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`io`
39			`io_uart`
40			`def_lint`
41
42
43	133	jt_eaton
44	131	jt_eaton
45	133	jt_eaton
46			`elab_verilog`
47			`102.1`
48			`none`
49			`:Simulation:`
50			`>`
51			`./tools/verilog/elab_verilog`
52
53
54			`configuration`
55			`default`
56
57
58			`dest_dir`
59			`io_ports`
60
61
62
63	131	jt_eaton
64	133	jt_eaton
65			`gen_design`
66			`102.1`
67			`none`
68			`:Simulation:`
69			`>`
70			`./tools/verilog/gen_design`
71
72
73			`dest_dir`
74			`io_ports`
75
76
77
78	131	jt_eaton
79	133	jt_eaton
80	131	jt_eaton
81
82
83	133	jt_eaton
84
85
86	131	jt_eaton
87
88
89			`BUS_ADDR_WIDTH4`
90			`UART_MODEL_CLKCNT4'b1100`
91			`UART_MODEL_SIZE4`
92
93
94
95
96
97
98			`Dut`
99
100
101			`spirit:library="io"`
102			`spirit:name="io_uart"`
103			`spirit:version="def_dut.params"/>`
104
105
106
107
108
109			`lint`
110			`:Lint:`
111			`Verilog`
112			`fs-lint`
113
114
115
116
117			`rtl_check`
118
119
120			`spirit:library="Testbench"`
121			`spirit:name="toolflow"`
122			`spirit:version="rtl_check"/>`
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146			`fs-lint`
147
148
149
150			`../verilog/lint/io_uart_def_lint`
151			`verilogSource`
152			`module`
153
154
155
156
157
158
159
160
161
162
163
164
165

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [sim/] [testbenches/] [xml/] [io_uart_def_lint.xml] - Blame information for rev 133