URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_utimer/] [rtl/] [xml/] [io_utimer_def.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
io
io_utimer
def  default
 
 
 

 
 slave_clk
  
  
  
    
      
        clk
        clk
      
    
 
 
 
 slave_reset
  
  
  
    
      
        reset
        reset
      
    
 
 
 
mb
   
   
   little
   8
     
     
        
         rdata
         
         rdata
           wire
           70
         
       
 
        
         addr
         
         addr
           30
         
       
 
        
         wdata
         
         wdata
           70
         
       
 
 
        
         rd
         
         rd
         
       
 
        
         wr
         
         wr
         
       
 
        
         cs
         
         cs
         
       
 
      
  
 
 

 
 
 

 
 
 
 
 
 
 

  gen_registers
  102.1
  common
  none
  ./tools/regtool/gen_registers
    
    
      bus_intf
      mb
    
    
      dest_dir
      ../verilog
    
  

 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      destination
      io_utimer_def
    
  

 
 

 
 
  
 
    
      fs-common
 
      
        
        ../verilog/top.body
        verilogSourcefragment
      
 
 
    
 
    
      fs-sim
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/io_utimer_def
        verilogSourcemodule
      
 
      
        mb
        ../verilog/io_utimer_def_mb
        verilogSourcemodule
      
 
 
 
    
 
 
 
    
      fs-syn
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
 
      
        
        ../verilog/common/io_utimer_def
        verilogSourcemodule
      
 
      
        mb
        ../verilog/io_utimer_def_mb
        verilogSourcemodule
      
 
 
 
    
 
 
 
  
 
 
 
 

       
 
              
              verilog
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilog"/>
              
              
 
 
 
 
 
 
              
              commoncommon
 
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
 
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              syn:*Synthesis:*
 
              Verilog
              
                     
                            fs-syn
                     
              
 
 
 
              
              doc
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
      
 
 
 
 

FREQ25

 

 
 
enable
wire
in

 
 
 

 

 
 
 
 
 


 mb
8

 mb
 0x00
 
  
  mb_microbus
  0x10
  8
 
 
 
   latch
   0x0
   8
   read-write
  
 
 
   count
   0x2
   8
   read-write
  
 
 
 
 
  
 
 

 

 
 
 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_utimer/] [rtl/] [xml/] [io_utimer_def.xml] - Blame information for rev 134

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`io`
39			`io_utimer`
40			`def default`
41
42
43
44
45
46			`slave_clk`
47
48
49
50
51
52			`clk`
53			`clk`
54
55
56
57
58
59			`slave_reset`
60
61
62
63
64
65			`reset`
66			`reset`
67
68
69
70
71
72			`mb`
73
74
75			`little`
76			`8`
77
78
79
80			`rdata`
81
82			`rdata`
83			`wire`
84			`70`
85
86
87
88
89			`addr`
90
91			`addr`
92			`30`
93
94
95
96
97			`wdata`
98
99			`wdata`
100			`70`
101
102
103
104
105
106			`rd`
107
108			`rd`
109
110
111
112
113			`wr`
114
115			`wr`
116
117
118
119
120			`cs`
121
122			`cs`
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141	133	jt_eaton
142	131	jt_eaton
143			`gen_registers`
144	133	jt_eaton	`102.1`
145	131	jt_eaton	`common`
146			`none`
147			`./tools/regtool/gen_registers`
148
149
150			`bus_intf`
151			`mb`
152
153
154			`dest_dir`
155			`../verilog`
156
157
158
159
160
161			`gen_verilog`
162			`104.0`
163			`none`
164			`common`
165			`./tools/verilog/gen_verilog`
166
167
168			`destination`
169	134	jt_eaton	`io_utimer_def`
170	131	jt_eaton
171
172
173
174
175
176
177
178
179
180
181			`fs-common`
182
183
184
185			`../verilog/top.body`
186			`verilogSourcefragment`
187
188
189
190
191
192
193			`fs-sim`
194
195
196
197			`../verilog/copyright.v`
198			`verilogSourceinclude`
199
200
201
202
203	134	jt_eaton	`../verilog/common/io_utimer_def`
204	131	jt_eaton	`verilogSourcemodule`
205
206
207
208			`mb`
209			`../verilog/io_utimer_def_mb`
210			`verilogSourcemodule`
211
212
213
214
215
216
217
218
219
220			`fs-syn`
221
222
223
224			`../verilog/copyright.v`
225			`verilogSourceinclude`
226
227
228
229
230
231	134	jt_eaton	`../verilog/common/io_utimer_def`
232	131	jt_eaton	`verilogSourcemodule`
233
234
235
236			`mb`
237			`../verilog/io_utimer_def_mb`
238			`verilogSourcemodule`
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256			`verilog`
257
258
259			`spirit:library="Testbench"`
260			`spirit:name="toolflow"`
261			`spirit:version="verilog"/>`
262
263
264
265
266
267
268
269
270
271			`commoncommon`
272
273			`Verilog`
274
275
276			`fs-common`
277
278
279
280
281			`sim:Simulation:`
282
283			`Verilog`
284
285
286			`fs-sim`
287
288
289
290
291
292			`syn:Synthesis:`
293
294			`Verilog`
295
296
297			`fs-syn`
298
299
300
301
302
303
304			`doc`
305
306
307			`spirit:library="Testbench"`
308			`spirit:name="toolflow"`
309			`spirit:version="documentation"/>`
310
311			`:Documentation:`
312			`Verilog`
313
314
315
316
317
318
319
320
321
322
323			`FREQ25`
324
325
326
327
328
329			`enable`
330			`wire`
331			`in`
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346			`mb`
347			`8`
348
349			`mb`
350			`0x00`
351
352
353			`mb_microbus`
354			`0x10`
355			`8`
356
357
358
359			`latch`
360			`0x0`
361			`8`
362			`read-write`
363
364
365
366			`count`
367			`0x2`
368			`8`
369			`read-write`
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387