OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [doc/] [sym/] [micro_bus_exp6.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton 
v 20100214 1
2 
B 300 0  4300 6700 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
3 
T 400 6850   5 10 1 1 0 0 1 1
4 
device=micro_bus_exp6
5 
T 400 7050 5 10 1 1 0 0 1 1
6 
refdes=U?
7 
T 400 7200    0 10 0 1 0 0 1 1
8 
vendor=opencores.org
9 
T 400 7200    0 10 0 1 0 0 1 1
10 
library=logic
11 
T 400 7200    0 10 0 1 0 0 1 1
12 
component=micro_bus
13 
T 400 7200    0 10 0 1 0 0 1 1
14 
version=exp6
15 
P 300 200 0 200 10 1 1
16 
{
17 
T 400 200 5 10 1 1 0 1 1 1
18 
pinnumber=wdata_in[7:0]
19 
T 400 200 5 10 0 1 0 1 1 1
20 
pinseq=1
21 
}
22 
P 300 400 0 400 10 1 1
23 
{
24 
T 400 400 5 10 1 1 0 1 1 1
25 
pinnumber=mas_5_rdata_in[7:0]
26 
T 400 400 5 10 0 1 0 1 1 1
27 
pinseq=2
28 
}
29 
P 300 600 0 600 10 1 1
30 
{
31 
T 400 600 5 10 1 1 0 1 1 1
32 
pinnumber=mas_4_rdata_in[7:0]
33 
T 400 600 5 10 0 1 0 1 1 1
34 
pinseq=3
35 
}
36 
P 300 800 0 800 10 1 1
37 
{
38 
T 400 800 5 10 1 1 0 1 1 1
39 
pinnumber=mas_3_rdata_in[7:0]
40 
T 400 800 5 10 0 1 0 1 1 1
41 
pinseq=4
42 
}
43 
P 300 1000 0 1000 10 1 1
44 
{
45 
T 400 1000 5 10 1 1 0 1 1 1
46 
pinnumber=mas_2_rdata_in[7:0]
47 
T 400 1000 5 10 0 1 0 1 1 1
48 
pinseq=5
49 
}
50 
P 300 1200 0 1200 10 1 1
51 
{
52 
T 400 1200 5 10 1 1 0 1 1 1
53 
pinnumber=mas_1_rdata_in[7:0]
54 
T 400 1200 5 10 0 1 0 1 1 1
55 
pinseq=6
56 
}
57 
P 300 1400 0 1400 10 1 1
58 
{
59 
T 400 1400 5 10 1 1 0 1 1 1
60 
pinnumber=mas_0_rdata_in[7:0]
61 
T 400 1400 5 10 0 1 0 1 1 1
62 
pinseq=7
63 
}
64 
P 300 1600 0 1600 10 1 1
65 
{
66 
T 400 1600 5 10 1 1 0 1 1 1
67 
pinnumber=addr_in[7:0]
68 
T 400 1600 5 10 0 1 0 1 1 1
69 
pinseq=8
70 
}
71 
P 300 1800 0 1800 4 0 1
72 
{
73 
T 400 1800 5 10 1 1 0 1 1 1
74 
pinnumber=wr_in
75 
T 400 1800 5 10 0 1 0 1 1 1
76 
pinseq=9
77 
}
78 
P 300 2000 0 2000 4 0 1
79 
{
80 
T 400 2000 5 10 1 1 0 1 1 1
81 
pinnumber=reset
82 
T 400 2000 5 10 0 1 0 1 1 1
83 
pinseq=10
84 
}
85 
P 300 2200 0 2200 4 0 1
86 
{
87 
T 400 2200 5 10 1 1 0 1 1 1
88 
pinnumber=rd_in
89 
T 400 2200 5 10 0 1 0 1 1 1
90 
pinseq=11
91 
}
92 
P 300 2400 0 2400 4 0 1
93 
{
94 
T 400 2400 5 10 1 1 0 1 1 1
95 
pinnumber=enable
96 
T 400 2400 5 10 0 1 0 1 1 1
97 
pinseq=12
98 
}
99 
P 300 2600 0 2600 4 0 1
100 
{
101 
T 400 2600 5 10 1 1 0 1 1 1
102 
pinnumber=cs_in
103 
T 400 2600 5 10 0 1 0 1 1 1
104 
pinseq=13
105 
}
106 
P 300 2800 0 2800 4 0 1
107 
{
108 
T 400 2800 5 10 1 1 0 1 1 1
109 
pinnumber=clk
110 
T 400 2800 5 10 0 1 0 1 1 1
111 
pinseq=14
112 
}
113 
P 4600 200 4900 200 10 1 1
114 
{
115 
T 4500 200 5  10 1 1 0 7 1 1
116 
pinnumber=rdata_out[15:0]
117 
T 4500 200 5  10 0 1 0 7 1 1
118 
pinseq=15
119 
}
120 
P 4600 400 4900 400 10 1 1
121 
{
122 
T 4500 400 5  10 1 1 0 7 1 1
123 
pinnumber=mas_5_wdata_out[7:0]
124 
T 4500 400 5  10 0 1 0 7 1 1
125 
pinseq=16
126 
}
127 
P 4600 600 4900 600 10 1 1
128 
{
129 
T 4500 600 5  10 1 1 0 7 1 1
130 
pinnumber=mas_5_addr_out[3:0]
131 
T 4500 600 5  10 0 1 0 7 1 1
132 
pinseq=17
133 
}
134 
P 4600 800 4900 800 10 1 1
135 
{
136 
T 4500 800 5  10 1 1 0 7 1 1
137 
pinnumber=mas_4_wdata_out[7:0]
138 
T 4500 800 5  10 0 1 0 7 1 1
139 
pinseq=18
140 
}
141 
P 4600 1000 4900 1000 10 1 1
142 
{
143 
T 4500 1000 5  10 1 1 0 7 1 1
144 
pinnumber=mas_4_addr_out[3:0]
145 
T 4500 1000 5  10 0 1 0 7 1 1
146 
pinseq=19
147 
}
148 
P 4600 1200 4900 1200 10 1 1
149 
{
150 
T 4500 1200 5  10 1 1 0 7 1 1
151 
pinnumber=mas_3_wdata_out[7:0]
152 
T 4500 1200 5  10 0 1 0 7 1 1
153 
pinseq=20
154 
}
155 
P 4600 1400 4900 1400 10 1 1
156 
{
157 
T 4500 1400 5  10 1 1 0 7 1 1
158 
pinnumber=mas_3_addr_out[3:0]
159 
T 4500 1400 5  10 0 1 0 7 1 1
160 
pinseq=21
161 
}
162 
P 4600 1600 4900 1600 10 1 1
163 
{
164 
T 4500 1600 5  10 1 1 0 7 1 1
165 
pinnumber=mas_2_wdata_out[7:0]
166 
T 4500 1600 5  10 0 1 0 7 1 1
167 
pinseq=22
168 
}
169 
P 4600 1800 4900 1800 10 1 1
170 
{
171 
T 4500 1800 5  10 1 1 0 7 1 1
172 
pinnumber=mas_2_addr_out[3:0]
173 
T 4500 1800 5  10 0 1 0 7 1 1
174 
pinseq=23
175 
}
176 
P 4600 2000 4900 2000 10 1 1
177 
{
178 
T 4500 2000 5  10 1 1 0 7 1 1
179 
pinnumber=mas_1_wdata_out[7:0]
180 
T 4500 2000 5  10 0 1 0 7 1 1
181 
pinseq=24
182 
}
183 
P 4600 2200 4900 2200 10 1 1
184 
{
185 
T 4500 2200 5  10 1 1 0 7 1 1
186 
pinnumber=mas_1_addr_out[3:0]
187 
T 4500 2200 5  10 0 1 0 7 1 1
188 
pinseq=25
189 
}
190 
P 4600 2400 4900 2400 10 1 1
191 
{
192 
T 4500 2400 5  10 1 1 0 7 1 1
193 
pinnumber=mas_0_wdata_out[7:0]
194 
T 4500 2400 5  10 0 1 0 7 1 1
195 
pinseq=26
196 
}
197 
P 4600 2600 4900 2600 10 1 1
198 
{
199 
T 4500 2600 5  10 1 1 0 7 1 1
200 
pinnumber=mas_0_addr_out[3:0]
201 
T 4500 2600 5  10 0 1 0 7 1 1
202 
pinseq=27
203 
}
204 
P 4600 2800 4900 2800 4 0 1
205 
{
206 
T 4500 2800 5  10 1 1 0 7 1 1
207 
pinnumber=wait_out
208 
T 4600 2800 5  10 0 1 0 7 1 1
209 
pinseq=28
210 
}
211 
P 4600 3000 4900 3000 4 0 1
212 
{
213 
T 4500 3000 5  10 1 1 0 7 1 1
214 
pinnumber=mas_5_wr_out
215 
T 4600 3000 5  10 0 1 0 7 1 1
216 
pinseq=29
217 
}
218 
P 4600 3200 4900 3200 4 0 1
219 
{
220 
T 4500 3200 5  10 1 1 0 7 1 1
221 
pinnumber=mas_5_rd_out
222 
T 4600 3200 5  10 0 1 0 7 1 1
223 
pinseq=30
224 
}
225 
P 4600 3400 4900 3400 4 0 1
226 
{
227 
T 4500 3400 5  10 1 1 0 7 1 1
228 
pinnumber=mas_5_cs_out
229 
T 4600 3400 5  10 0 1 0 7 1 1
230 
pinseq=31
231 
}
232 
P 4600 3600 4900 3600 4 0 1
233 
{
234 
T 4500 3600 5  10 1 1 0 7 1 1
235 
pinnumber=mas_4_wr_out
236 
T 4600 3600 5  10 0 1 0 7 1 1
237 
pinseq=32
238 
}
239 
P 4600 3800 4900 3800 4 0 1
240 
{
241 
T 4500 3800 5  10 1 1 0 7 1 1
242 
pinnumber=mas_4_rd_out
243 
T 4600 3800 5  10 0 1 0 7 1 1
244 
pinseq=33
245 
}
246 
P 4600 4000 4900 4000 4 0 1
247 
{
248 
T 4500 4000 5  10 1 1 0 7 1 1
249 
pinnumber=mas_4_cs_out
250 
T 4600 4000 5  10 0 1 0 7 1 1
251 
pinseq=34
252 
}
253 
P 4600 4200 4900 4200 4 0 1
254 
{
255 
T 4500 4200 5  10 1 1 0 7 1 1
256 
pinnumber=mas_3_wr_out
257 
T 4600 4200 5  10 0 1 0 7 1 1
258 
pinseq=35
259 
}
260 
P 4600 4400 4900 4400 4 0 1
261 
{
262 
T 4500 4400 5  10 1 1 0 7 1 1
263 
pinnumber=mas_3_rd_out
264 
T 4600 4400 5  10 0 1 0 7 1 1
265 
pinseq=36
266 
}
267 
P 4600 4600 4900 4600 4 0 1
268 
{
269 
T 4500 4600 5  10 1 1 0 7 1 1
270 
pinnumber=mas_3_cs_out
271 
T 4600 4600 5  10 0 1 0 7 1 1
272 
pinseq=37
273 
}
274 
P 4600 4800 4900 4800 4 0 1
275 
{
276 
T 4500 4800 5  10 1 1 0 7 1 1
277 
pinnumber=mas_2_wr_out
278 
T 4600 4800 5  10 0 1 0 7 1 1
279 
pinseq=38
280 
}
281 
P 4600 5000 4900 5000 4 0 1
282 
{
283 
T 4500 5000 5  10 1 1 0 7 1 1
284 
pinnumber=mas_2_rd_out
285 
T 4600 5000 5  10 0 1 0 7 1 1
286 
pinseq=39
287 
}
288 
P 4600 5200 4900 5200 4 0 1
289 
{
290 
T 4500 5200 5  10 1 1 0 7 1 1
291 
pinnumber=mas_2_cs_out
292 
T 4600 5200 5  10 0 1 0 7 1 1
293 
pinseq=40
294 
}
295 
P 4600 5400 4900 5400 4 0 1
296 
{
297 
T 4500 5400 5  10 1 1 0 7 1 1
298 
pinnumber=mas_1_wr_out
299 
T 4600 5400 5  10 0 1 0 7 1 1
300 
pinseq=41
301 
}
302 
P 4600 5600 4900 5600 4 0 1
303 
{
304 
T 4500 5600 5  10 1 1 0 7 1 1
305 
pinnumber=mas_1_rd_out
306 
T 4600 5600 5  10 0 1 0 7 1 1
307 
pinseq=42
308 
}
309 
P 4600 5800 4900 5800 4 0 1
310 
{
311 
T 4500 5800 5  10 1 1 0 7 1 1
312 
pinnumber=mas_1_cs_out
313 
T 4600 5800 5  10 0 1 0 7 1 1
314 
pinseq=43
315 
}
316 
P 4600 6000 4900 6000 4 0 1
317 
{
318 
T 4500 6000 5  10 1 1 0 7 1 1
319 
pinnumber=mas_0_wr_out
320 
T 4600 6000 5  10 0 1 0 7 1 1
321 
pinseq=44
322 
}
323 
P 4600 6200 4900 6200 4 0 1
324 
{
325 
T 4500 6200 5  10 1 1 0 7 1 1
326 
pinnumber=mas_0_rd_out
327 
T 4600 6200 5  10 0 1 0 7 1 1
328 
pinseq=45
329 
}
330 
P 4600 6400 4900 6400 4 0 1
331 
{
332 
T 4500 6400 5  10 1 1 0 7 1 1
333 
pinnumber=mas_0_cs_out
334 
T 4600 6400 5  10 0 1 0 7 1 1
335 
pinseq=46
336 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.