OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [componentCfg.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
opencores.org
11
logic
12
flash_memcontrl
13
 
14
 
15
2
16
_
17
_
18
_
19
VARIANT
20
 
21
 
22
23
 
24
/doc
25
 
26
27
 
28
 
29 134 jt_eaton
 
30 131 jt_eaton
 
31 134 jt_eaton
         
32
            default
33
            def
34
            def_tb
35
            def_lint
36
            
37
            ADDR_BITS24
38
           
39
          
40 131 jt_eaton
 
41 134 jt_eaton
 
42
 
43
 
44
      
45
 
46
 
47 131 jt_eaton
48
 
49
flash_memcontrl/sim
50
 
51
 
52
 
53
 
54
 
55
56
 
57
 
58
59
flash_memcontrl_def_tb
60
def_tb
61
62
    PERIOD40
63
    TIMEOUT100000
64
65
66
  
67
  flash_memcontrl_defTB.test.dut
68
  
69
70
71
  icaruscoverage
72
73
74
 
75
 
76
77
flash_memcontrl_def_lint
78
def_lint
79
80
  rtl_check
81
82
83
 
84
 
85
 
86
 
87
88
 
89
 
90
 
91
 
92
 
93
 
94
 
95
96
 
97
98
default
99
flash_memcontrl_def_lint
100
101
 
102
103
 
104
 
105
 
106
 
107
 
108
 
109
110
 
111
112
default
113
flash_memcontrl_def_tb
114
115
 
116
117
 
118
119
 
120

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.