OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [verilog/] [tb.ext] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
 
2
 
3
assign    stb         =|cs;
4
 
5
wire [15:0]        memdb_io;
6
 
7 133 jt_eaton
assign addr = Addr[24:1];
8 131 jt_eaton
 
9
 
10 133 jt_eaton
 
11 131 jt_eaton
cde_pad_se_dig #(.WIDTH(16))
12
 memdb_buff
13
  (
14
   .pad_out     ( memdb_out ),
15
   .pad_oe      ( memdb_oe  ),
16
   .pad_in      ( memdb_in  ),
17
   .PAD         ( memdb_io  )
18
   );
19
 
20
 
21 133 jt_eaton
pullup pu_ramwait ( ramwait_in );
22 131 jt_eaton
 
23
mt45w8mw12_def
24
psram (
25
    .clk    ( ramclk_out    ),
26
    .adv_n  ( ramadv_n_out  ),
27
    .cre    ( ramcre_out    ),
28 133 jt_eaton
    .o_wait ( ramwait_in     ),
29 131 jt_eaton
    .ce_n   ( ramcs_n_out   ),
30
    .oe_n   ( memoe_n_out   ),
31
    .we_n   ( memwr_n_out   ),
32
    .lb_n   ( ramlb_n_out   ),
33
    .ub_n   ( ramub_n_out   ),
34
    .addr   ( memadr_out    ),
35
    .dq     ( memdb_io      )
36
);
37
 
38
 
39
 
40
 
41
 
42
assign STOP = 1'b0;
43
assign BAD = 1'b0;
44
 
45
 
46
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.